TW200627261A - A multiplication device - Google Patents
A multiplication deviceInfo
- Publication number
- TW200627261A TW200627261A TW094127741A TW94127741A TW200627261A TW 200627261 A TW200627261 A TW 200627261A TW 094127741 A TW094127741 A TW 094127741A TW 94127741 A TW94127741 A TW 94127741A TW 200627261 A TW200627261 A TW 200627261A
- Authority
- TW
- Taiwan
- Prior art keywords
- overflow
- multiplicand
- outputs
- multiplier
- partial
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
- G06F7/49921—Saturation, i.e. clipping the result to a minimum or maximum value
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
- G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004246881 | 2004-08-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200627261A true TW200627261A (en) | 2006-08-01 |
Family
ID=35967309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094127741A TW200627261A (en) | 2004-08-26 | 2005-08-15 | A multiplication device |
Country Status (5)
Country | Link |
---|---|
US (1) | US20080098057A1 (zh) |
JP (1) | JP4376904B2 (zh) |
CN (1) | CN100517213C (zh) |
TW (1) | TW200627261A (zh) |
WO (1) | WO2006022089A1 (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8082287B2 (en) * | 2006-01-20 | 2011-12-20 | Qualcomm Incorporated | Pre-saturating fixed-point multiplier |
US7958180B2 (en) * | 2007-07-05 | 2011-06-07 | International Business Machines Corporation | Multiplier engine |
CN111258542B (zh) * | 2018-11-30 | 2022-06-17 | 上海寒武纪信息科技有限公司 | 乘法器、数据处理方法、芯片及电子设备 |
CN110209375B (zh) * | 2019-05-30 | 2021-03-26 | 浙江大学 | 一种基于radix-4编码和差分权重存储的乘累加电路 |
CN110688087B (zh) * | 2019-09-24 | 2024-03-19 | 上海寒武纪信息科技有限公司 | 数据处理器、方法、芯片及电子设备 |
CN111752528B (zh) * | 2020-06-30 | 2021-12-07 | 无锡中微亿芯有限公司 | 一种支持高效乘法运算的基本逻辑单元 |
CN116991359B (zh) * | 2023-09-26 | 2023-12-22 | 上海为旌科技有限公司 | Booth乘法器、混合Booth乘法器及运算方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11126157A (ja) * | 1997-10-24 | 1999-05-11 | Matsushita Electric Ind Co Ltd | 乗算方法および乗算回路 |
-
2005
- 2005-07-13 US US11/661,145 patent/US20080098057A1/en not_active Abandoned
- 2005-07-13 JP JP2006531356A patent/JP4376904B2/ja active Active
- 2005-07-13 CN CNB2005800287481A patent/CN100517213C/zh not_active Expired - Fee Related
- 2005-07-13 WO PCT/JP2005/012954 patent/WO2006022089A1/ja active Application Filing
- 2005-08-15 TW TW094127741A patent/TW200627261A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
CN100517213C (zh) | 2009-07-22 |
WO2006022089A1 (ja) | 2006-03-02 |
JPWO2006022089A1 (ja) | 2008-05-08 |
CN101010665A (zh) | 2007-08-01 |
JP4376904B2 (ja) | 2009-12-02 |
US20080098057A1 (en) | 2008-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200627261A (en) | A multiplication device | |
TW200604941A (en) | Processor having parallel vector multiply and reduce operations with sequential semantics | |
WO2009054248A1 (ja) | データ圧縮装置、データ圧縮プログラム、撮像装置 | |
DE602006014572D1 (de) | Optimierung für hörgeräteparameter | |
EP4316302A3 (en) | Laceless shoe | |
ATE513275T1 (de) | Produkt-summen-operations-schaltung und verfahren | |
WO2011097225A3 (en) | Generating advertising account entries using variables | |
MX359035B (es) | Decodificador y método para decodificar una señal de audio, codificador y método para codificar una señal de audio. | |
IN2015CH03126A (zh) | ||
MY188180A (en) | Separator for non-aqueous secondary battery and non-aqueous secondary battery | |
WO2009081113A3 (en) | Image processing | |
WO2010129165A3 (en) | Method and system for recommendation of content items | |
HK1110985A1 (en) | Adaptive residual audio coding | |
MX2014001731A (es) | Matrices optimas de mezcla y uso de descorreladores en el procesamiento de audio espacial. | |
SG140573A1 (en) | Image-processing apparatus, image processing method and image processing program | |
WO2006071837A3 (en) | Method and system for syndrome generation and data recovery | |
WO2010104299A3 (en) | An apparatus for processing an audio signal and method thereof | |
TW200745802A (en) | Process monitoring technique and related actions | |
WO2009152385A3 (en) | Bromine-facilitated synthesis of fluoro-sulfur compounds | |
GEP20104907B (en) | Process for production of silicon tetrafluoride, and apparatus for the process | |
TW200710990A (en) | Plasma processing method | |
WO2009112686A3 (fr) | Procede et dispositifs de contre-mesure pour cryptographie asymetrique | |
WO2013003778A3 (en) | Method and apparatus for determining and utilizing value of digital assets | |
TW200736989A (en) | Pre-saturating fixed-point multiplier | |
WO2016081231A3 (en) | Time series data prediction method and apparatus |