TW200623344A - Leadframe, semiconductor package and method for manufacturing the same - Google Patents

Leadframe, semiconductor package and method for manufacturing the same

Info

Publication number
TW200623344A
TW200623344A TW093140835A TW93140835A TW200623344A TW 200623344 A TW200623344 A TW 200623344A TW 093140835 A TW093140835 A TW 093140835A TW 93140835 A TW93140835 A TW 93140835A TW 200623344 A TW200623344 A TW 200623344A
Authority
TW
Taiwan
Prior art keywords
leadframe
semiconductor package
manufacturing
same
chip
Prior art date
Application number
TW093140835A
Other languages
Chinese (zh)
Other versions
TWI263315B (en
Inventor
Hung-Ta Hsu
Tzu-Bin Lin
Ya-Ling Hung
Ya-Yu Hsieh
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW093140835A priority Critical patent/TWI263315B/en
Publication of TW200623344A publication Critical patent/TW200623344A/en
Application granted granted Critical
Publication of TWI263315B publication Critical patent/TWI263315B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

A semiconductor package includes a chip and a leadframe. The chip includes a plurality of solder bumps disposed thereon. The leadframe includes a plurality of leads and annular stoppers, wherein each lead has a surface, and the annular stoppers are respectively formed on the surfaces of the leads and respectively define a solder area for soldering to the corresponding solder bump of the chip.
TW093140835A 2004-12-27 2004-12-27 Leadframe, semiconductor package and method for manufacturing the same TWI263315B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW093140835A TWI263315B (en) 2004-12-27 2004-12-27 Leadframe, semiconductor package and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW093140835A TWI263315B (en) 2004-12-27 2004-12-27 Leadframe, semiconductor package and method for manufacturing the same

Publications (2)

Publication Number Publication Date
TW200623344A true TW200623344A (en) 2006-07-01
TWI263315B TWI263315B (en) 2006-10-01

Family

ID=37966331

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093140835A TWI263315B (en) 2004-12-27 2004-12-27 Leadframe, semiconductor package and method for manufacturing the same

Country Status (1)

Country Link
TW (1) TWI263315B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI791537B (en) * 2017-06-22 2023-02-11 日商大口電材股份有限公司 Lead frame and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI791537B (en) * 2017-06-22 2023-02-11 日商大口電材股份有限公司 Lead frame and manufacturing method thereof

Also Published As

Publication number Publication date
TWI263315B (en) 2006-10-01

Similar Documents

Publication Publication Date Title
MY151533A (en) Substrate and process for semiconductor flip chip package
WO2009079114A3 (en) Thermal mechanical flip chip die bonding
TW200729445A (en) Flip chip on leadframe package and method of making the same
WO2006065378A3 (en) Flip chip and wire bond semiconductor package
TW200601472A (en) Leadframe for leadless flip-chip package and method for manufacturing the same
WO2006035321A3 (en) Structurally-enhanced integrated circuit package and method of manufacture
TWI256719B (en) Semiconductor device package module and manufacturing method thereof
TW200729429A (en) Semiconductor package structure and fabrication method thereof
TW200601512A (en) Flip chip on leadframe package and method for manufacturing the same
TW200721514A (en) Flip chip package and manufacturing method of the same
SG142329A1 (en) Integrated circuit package system with leadframe substrate
SG136004A1 (en) Semiconductor constructions having interconnect structures, methods of forming interconnect structures, and methods of forming semiconductor constructions
TW200504963A (en) Multi-chip semiconductor package and manufacturing method thereof
WO2005098945A3 (en) Top finger having a groove and semiconductor device having the same
TW200625562A (en) Semiconductor package and fabrication method thereof
TW200511531A (en) Package stack module
TW200725851A (en) Packing structure and method forming the same
TW200504962A (en) Micromachine package and method for manufacturing the same
TW200623344A (en) Leadframe, semiconductor package and method for manufacturing the same
TW200746327A (en) Common drain dual semiconductor chip scale package and method of fabricating same
TW200612535A (en) Substrate of semiconductor package and method for forming the same
TW200601511A (en) Method for manufacturing stacked multi-chip package
TWI257154B (en) Flip-chip semiconductor package having multiple chips and manufacturing method thereof
TW200709373A (en) Flip-chip-on-film package structure capable of preventing sealing material from overflowing
TW200636936A (en) Non-cavity semiconductor package and method for fabricating the same