TW200607057A - Lead frame base for semiconductor packaging process - Google Patents

Lead frame base for semiconductor packaging process

Info

Publication number
TW200607057A
TW200607057A TW093124007A TW93124007A TW200607057A TW 200607057 A TW200607057 A TW 200607057A TW 093124007 A TW093124007 A TW 093124007A TW 93124007 A TW93124007 A TW 93124007A TW 200607057 A TW200607057 A TW 200607057A
Authority
TW
Taiwan
Prior art keywords
lead frame
frame base
predetermined areas
packaging process
semiconductor packaging
Prior art date
Application number
TW093124007A
Other languages
Chinese (zh)
Other versions
TWI246752B (en
Inventor
Pei-Yi Lin
Hsung-Zen Hung
Chia-Pin Chung
Chin-Fa Chen
Kun-Ming Huang
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Priority to TW093124007A priority Critical patent/TWI246752B/en
Application granted granted Critical
Publication of TWI246752B publication Critical patent/TWI246752B/en
Publication of TW200607057A publication Critical patent/TW200607057A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)

Abstract

A lead frame base for a semiconductor packaging process is used to remove resin residues in an encapsulation mold. The lead frame base includes a body having a plurality of predetermined areas for being filled with a resin, wherein the predetermined areas correspond to a plurality of mold cavities of the encapsulation mold respectively; a plurality of first openings each formed substantially at a central position of each of the predetermined areas; a plurality of second openings each formed at a corner position of each of the predetermined areas; and a plurality of flash cavities connected to the second openings and corresponding to a plurality of air vents of the encapsulation mold respectively. This lead frame base has improved performance on resin removal as compared to a conventional lead frame base.
TW093124007A 2004-08-11 2004-08-11 Lead frame base for semiconductor packaging process TWI246752B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW093124007A TWI246752B (en) 2004-08-11 2004-08-11 Lead frame base for semiconductor packaging process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW093124007A TWI246752B (en) 2004-08-11 2004-08-11 Lead frame base for semiconductor packaging process

Publications (2)

Publication Number Publication Date
TWI246752B TWI246752B (en) 2006-01-01
TW200607057A true TW200607057A (en) 2006-02-16

Family

ID=37193819

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093124007A TWI246752B (en) 2004-08-11 2004-08-11 Lead frame base for semiconductor packaging process

Country Status (1)

Country Link
TW (1) TWI246752B (en)

Also Published As

Publication number Publication date
TWI246752B (en) 2006-01-01

Similar Documents

Publication Publication Date Title
CN102203927B (en) Method for device plastic packaging and packaging structure
WO2004073031A3 (en) Alternative flip chip in leaded molded package design and method for manufacture
TW200518288A (en) Mold compound cap in a flip chip multi-matrix array package and process of making same
HK1106066A1 (en) Method of forming a leaded molded array package
WO2005017970A3 (en) Module for epas/ehpas applications
TW200623286A (en) Semiconductor package with support structure and fabrication method thereof
WO2004093128A3 (en) Lead frame structure with aperture or groove for flip chip in a leaded molded package
TW200633149A (en) Semiconductor die package including universal footprint and method for manufacturing the same
TW200739845A (en) Heat sink for semiconductor package
WO2004021400A3 (en) Substrate based unmolded package
ATE517433T1 (en) METHOD FOR PACKAGING SEMICONDUCTOR CHIPS
TW200614462A (en) Semiconductor package with heat sink and fabrication method thereof
TW200614393A (en) Resin encapsulation molding method for semiconductor device
BRPI0511989A (en) method to produce a portable data bearer
TW200611384A (en) Three dimensional package and packaging method for integrated circuits
SG142326A1 (en) Integrated circuit package system with heat slug
TW200504988A (en) Semiconductor device and lead frame
TW200741905A (en) Semiconductor device manufacturing method
TW200607057A (en) Lead frame base for semiconductor packaging process
TWI256096B (en) Method for fabricating quad flat non-leaded package
WO2009015138A3 (en) Encapsulating semiconductor components using vented mold
CN207800552U (en) A kind of integrated circuit packaging mould that modularization is replaceable
TW200631138A (en) Chip package and producing method thereof
TWI258847B (en) Manufacturing method of IC carrier
MY131028A (en) Method of forming a semiconductor package and leadframe therefor

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees