TW200601097A - Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules - Google Patents

Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules

Info

Publication number
TW200601097A
TW200601097A TW093118603A TW93118603A TW200601097A TW 200601097 A TW200601097 A TW 200601097A TW 093118603 A TW093118603 A TW 093118603A TW 93118603 A TW93118603 A TW 93118603A TW 200601097 A TW200601097 A TW 200601097A
Authority
TW
Taiwan
Prior art keywords
rules
command file
group
lvs
lpe
Prior art date
Application number
TW093118603A
Other languages
Chinese (zh)
Other versions
TWI263153B (en
Inventor
Chun-Wei Lo
Szu-Sheng Kang
Chien-Yi Ku
Chien-Tsung Chen
Original Assignee
Faraday Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Faraday Tech Corp filed Critical Faraday Tech Corp
Priority to TW93118603A priority Critical patent/TWI263153B/en
Publication of TW200601097A publication Critical patent/TW200601097A/en
Application granted granted Critical
Publication of TWI263153B publication Critical patent/TWI263153B/en

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A method is capable of generating a command file of a group of design rule check (DRC) rules or layout versus schematic (LVS) rules and layout parasitic extraction (LPE) rules that can be used by a layout verification tool to verify the layout and the parasitic characteristics of an integrated circuit. The method comprises choosing whether to generate a command file of DRC rules or a command file of LVS/LPE rules, selecting a process from a group of processes, setting a set of parameters, and extracting program codes from a plurality of modules according to the selected process and the set of parameters so as to generate a command file of DRC rules or LVS/LPE rules.
TW93118603A 2004-06-25 2004-06-25 Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules TWI263153B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW93118603A TWI263153B (en) 2004-06-25 2004-06-25 Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW93118603A TWI263153B (en) 2004-06-25 2004-06-25 Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules

Publications (2)

Publication Number Publication Date
TW200601097A true TW200601097A (en) 2006-01-01
TWI263153B TWI263153B (en) 2006-10-01

Family

ID=37966278

Family Applications (1)

Application Number Title Priority Date Filing Date
TW93118603A TWI263153B (en) 2004-06-25 2004-06-25 Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules

Country Status (1)

Country Link
TW (1) TWI263153B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI457781B (en) * 2010-04-06 2014-10-21 Himax Tech Ltd Layout vs. schematic checking method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI457781B (en) * 2010-04-06 2014-10-21 Himax Tech Ltd Layout vs. schematic checking method

Also Published As

Publication number Publication date
TWI263153B (en) 2006-10-01

Similar Documents

Publication Publication Date Title
WO2008039706A3 (en) Generalized constraint collection management method
CN103268380B (en) A kind of method for designing of the analog integrated circuit layout improving layout efficiency
CN100576214C (en) The SPICE model modelling approach of diode multiple simulator format
TW200802014A (en) Interconnection modeling for semiconductor fabrication process effects
WO2010030450A3 (en) Method and apparatus for merging eda coverage logs of coverage data
TW200632708A (en) System for designing integrated circuits with enhanced manufacturability
AU2003299969A8 (en) Method and system for computer aided manufacturing
TW200632538A (en) System, method and program for generating mask data, exposure mask and semiconductor device
WO2014056201A1 (en) Layout module for printed circuit board
WO2006127485A3 (en) Method and system for incorporation of patterns and design rule checking
WO2008135810A4 (en) Method and apparatus for designing an integrated circuit
TWI263916B (en) System and method for reducing design cycle time for designing input/output cells
CN106202608A (en) A kind of Allegro software is replaced method automatically that choose via
WO2008126078A3 (en) System and method for generating a finite elements model of a pcb
EP2677423A3 (en) OpenCL compilation
TW200601097A (en) Method for generating a command file of a group of DRC rules and/or a command file of a group of LVS/LPE rules
CN105631075B (en) Standard unit optimization method and system
HK1097910A1 (en) Cdma integrated circuit demodulator with build-in test pattern generation
CN104376086A (en) Data processing method and device
CN102332048B (en) Method for automatically parallelly restoring retention time exception through single nodes in process of designing integrated circuit
CN102722605A (en) Circuit verification method and semiconductor device simulation method
CN103699706A (en) Power supply PCB (printed circuit board) wiring modularization system and method
CN105260569A (en) Method of automatically punching ground holes based on CadenceAllegro
RU2015144655A (en) RESTRICTION RELIABILITY PROCESS PROCESS
WO2003105187A3 (en) Optimization methods for on-chip interconnect geometries suitable for ultra deep sub-micron processes

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees