TW200512757A - Integrated content addressable memory architecture - Google Patents
Integrated content addressable memory architectureInfo
- Publication number
- TW200512757A TW200512757A TW092126117A TW92126117A TW200512757A TW 200512757 A TW200512757 A TW 200512757A TW 092126117 A TW092126117 A TW 092126117A TW 92126117 A TW92126117 A TW 92126117A TW 200512757 A TW200512757 A TW 200512757A
- Authority
- TW
- Taiwan
- Prior art keywords
- cell
- cam
- transistor
- content addressable
- addressable memory
- Prior art date
Links
Landscapes
- Static Random-Access Memory (AREA)
Abstract
A novel ten-transistor (10-T) content addressable memory (CAM) cell and an integrated CAM architecture. A six-transistor (6-T) static random access memory (SRAM) cell and a four-transistor (4-T) comparator module of the 10-T CAM cell are respectively coupled to different bit lines for preventing any disturbance at a match line associated with the 10-T CAM. Each row of the integrated CAM architecture includes a valid bit cell combined with a protect bit cell and at least a mask cell with global resetting function to sufficiently ensure the correction and flexibility during comparing operations.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92126117A TWI264726B (en) | 2003-09-22 | 2003-09-22 | Integrated content addressable memory architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92126117A TWI264726B (en) | 2003-09-22 | 2003-09-22 | Integrated content addressable memory architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200512757A true TW200512757A (en) | 2005-04-01 |
TWI264726B TWI264726B (en) | 2006-10-21 |
Family
ID=37969444
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW92126117A TWI264726B (en) | 2003-09-22 | 2003-09-22 | Integrated content addressable memory architecture |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI264726B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114822637A (en) * | 2022-06-08 | 2022-07-29 | 安徽大学 | Circuit structure, chip and module based on 10T-SRAM unit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI391946B (en) * | 2008-09-18 | 2013-04-01 | Realtek Semiconductor Corp | Content addressable memory |
TWI744204B (en) * | 2021-03-15 | 2021-10-21 | 瑞昱半導體股份有限公司 | Masking circuit and pre-charge circuit applicable to content addressable memory |
-
2003
- 2003-09-22 TW TW92126117A patent/TWI264726B/en not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114822637A (en) * | 2022-06-08 | 2022-07-29 | 安徽大学 | Circuit structure, chip and module based on 10T-SRAM unit |
CN114822637B (en) * | 2022-06-08 | 2022-10-14 | 安徽大学 | Circuit structure, chip and module based on 10T-SRAM unit |
Also Published As
Publication number | Publication date |
---|---|
TWI264726B (en) | 2006-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4791606A (en) | High density CMOS dynamic CAM cell | |
TW200620275A (en) | Dual-port SRAM cell structure | |
US6430073B1 (en) | Dram CAM cell with hidden refresh | |
JP3015493B2 (en) | Semiconductor associative memory | |
JPH05298891A (en) | Dynamic associative memory device | |
TW200615969A (en) | Method and system for providing independent bank refresh for volatile memories | |
GB2406199A (en) | Reducing noise during a read operation in a dynamic random access memory device | |
CA2248731A1 (en) | Memory data storage and error control | |
US7064971B2 (en) | Methods for saving power and area for content addressable memory devices | |
US6430098B1 (en) | Transparent continuous refresh RAM cell architecture | |
US7813155B1 (en) | Content addressable memory (CAM) cell having column-wise conditional data pre-write | |
US8891289B2 (en) | Ten-transistor dual-port SRAM with shared bit-line architecture | |
WO2008088696A8 (en) | Cmos sram/rom unified bit cell | |
TW200512757A (en) | Integrated content addressable memory architecture | |
US9496047B2 (en) | Memory cell and memory | |
AU5899800A (en) | A system and method for improving multi-bit error protection in computer memory systems | |
TW200617982A (en) | Sram array with improved cell stability | |
Frustaci et al. | Better-than-voltage scaling energy reduction in approximate SRAMs via bit dropping and bit reuse | |
US6125466A (en) | DRAM parity protection scheme | |
DE3578025D1 (en) | VIDEO SIGNAL STORAGE. | |
US6819579B1 (en) | Integrated content addressable memory architecture | |
US6621726B2 (en) | Biasing technique for a high density SRAM | |
DE60333998D1 (en) | ||
US6282143B1 (en) | Multi-port static random access memory design for column interleaved arrays | |
Noda et al. | A 143MHz 1.1 W 4.5 Mb dynamic TCAM with hierarchical searching and shift redundancy architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |