TW200412644A - Method of fabricating shallow trench isolation structure - Google Patents

Method of fabricating shallow trench isolation structure Download PDF

Info

Publication number
TW200412644A
TW200412644A TW92100303A TW92100303A TW200412644A TW 200412644 A TW200412644 A TW 200412644A TW 92100303 A TW92100303 A TW 92100303A TW 92100303 A TW92100303 A TW 92100303A TW 200412644 A TW200412644 A TW 200412644A
Authority
TW
Taiwan
Prior art keywords
layer
trench
isolation structure
patent application
manufacturing
Prior art date
Application number
TW92100303A
Other languages
Chinese (zh)
Other versions
TWI307543B (en
Inventor
Tsung-De Lin
Hsiao-Kang Wang
Tian-Jue Hong
Shih-Liang Chou
Wen-Cheng Lien
Original Assignee
Macronix Int Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix Int Co Ltd filed Critical Macronix Int Co Ltd
Priority to TW92100303A priority Critical patent/TWI307543B/en
Publication of TW200412644A publication Critical patent/TW200412644A/en
Application granted granted Critical
Publication of TWI307543B publication Critical patent/TWI307543B/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

A method of fabricating a shallow trench isolation (STI) structure. A substrate is provided and then a pad oxide layer, a mask layer and a first trench are sequentially formed on the substrate. An insulation layer is formed inside the first trench and over the substrate. The insulation layer has a second trench in a location above the first trench. Thereafter, a conformal cap layer is formed over the insulation layer. The cap layer has a third trench in a location above the second trench. A reverse mask is formed over the cap layer covering the third trench. The cap layer and the insulation layer outside the reverse mask are removed to expose the upper surface of the mask layer. The reverse mask is removed and then the residual insulation layer outside the remaining cap layer and the trench are moved to expose the upper surface of the mask layer. Finally, the mask layer and the pad oxide layer are removed.

Description

200412644 五、發明說明(1) 發明所屬之技術 本發明是有關於一種電性絕緣(E 1 e c t r i c a 1 1 y i nsu 1 at i ng )結構的製造方法,且特別是有關於一種淺溝 渠隔離(Shallow Trench Isolation, STI)結構的製造方 法。 先前技術 隨著半導體元件積集度的日益提高,元件的設計規則 日益縮小’在0 · 1 8微米以下的製程中,記憶胞内的電性絕 緣結構’例如是氧化矽絕緣層,已經無法使用區域氧化法 (Local Oxidation,L0C0S)來製造,現今應用最廣泛的方 法之一’即疋利用形成淺溝渠隔離結構的方法以製造電性 絕緣結構。 一般而言。在製造淺溝渠隔離結構的製程中,係使用 高密度電聚化學氣相沈積(High Density Plasma Chemical Vapor Deposition,HDPCVD)法以將氧化矽填入 溝渠中’由於南密度電漿化學氣相沈積法具有均勻覆蓋性 (Conformity)不佳的問題,因此必須將過量的氧化矽填入 溝朱中,再以化學機械研磨(Chemicai Mechanical Pol ishing,CMP)法將氧化矽層回磨至適當的厚度,然 而,溝渠在基底上的分佈會因應實際狀況而具有疏密不同 的圖案,當在以化學機械研磨法回磨時,會因為圖案密度 (Pattern density)的效應,而在密度高的地區移除速率 較快,進而造成此地區的碟化效應(Dishing effect)較密 度低的地區嚴重,嚴重影響元件的均勻度。 山200412644 V. Description of the invention (1) The technology to which the invention belongs The invention relates to a method for manufacturing an electrical insulation (E 1 ectrica 1 1 yi nsu 1 at i ng) structure, and in particular to a shallow trench isolation (Shallow Trench Isolation (STI) structure manufacturing method. In the prior art, with the increasing accumulation of semiconductor elements, the design rules for elements have become smaller. 'In the process below 0. 18 microns, the electrical insulation structure in the memory cell', such as a silicon oxide insulation layer, is no longer available. Local Oxidation (LOCOS) is used for manufacturing. One of the most widely used methods today is to use a method of forming a shallow trench isolation structure to manufacture an electrically insulating structure. Generally speaking. In the process of manufacturing a shallow trench isolation structure, a high density electrochemical polymerized chemical vapor deposition (HDPCVD) method is used to fill the silicon oxide into the trenches due to the South Density Plasma Chemical Vapor Deposition method. It has the problem of poor uniform coverage (Conformity). Therefore, excess silicon oxide must be filled into the grooves, and then the silicon oxide layer must be ground back to an appropriate thickness by chemical mechanical polishing (CMP) method. However, the distribution of trenches on the substrate will have different dense and dense patterns depending on the actual situation. When it is regrinded by chemical mechanical polishing, it will be removed in areas with high density due to the effect of pattern density. The speed is faster, which in turn causes the Dishing effect in this area to be more serious than in areas with low density, which seriously affects the uniformity of components. mountain

200412644 五、發明說明(2) ”習知係以一種使用反轉罩幕(Reverse難以)的製程以 _ M W㈣Μ ’請參照第}目,於第1圖中僅表示圖 ς ^ #々的部分。其中於具有墊氧化層丨〇2、罩幕層丨〇4層與 二木0 6的基底1 〇 〇#上’以高密度電漿化學氣相沈積法形成 Λ化J夕層108,接著,於氧化矽層108上形成一層光阻層 ^ ^ _ ,、九衣耘,以疋義光阻層覆蓋圖案密 艾乂呵的區i或’並在圖案密度低的區域中的溝渠m上方 形成反轉罩幕Π 2。 ,,以光阻層以及反轉罩幕112為罩幕触刻氧化 暴露出罩幕層104表面,之後,光阻層以及 :轉罩幕112,以使原本圖案密度低的區域反轉成圖案密 度间的區i或,再以化學機械研磨法去除氧化矽層至露出氮 ==表面。其| ’去純切層以及墊氧化層以形成 '成溝隔離結構。 然而’隨著元件的持續縮小化’在上述以反轉罩幕法 製造淺溝渠隔離結構的製程中,由於形成反轉罩幕的製程 裕度較為狹窄,並且容易產生對不準的情形,使得在反轉 罩幕112形成在溝渠110中的斜邊上,並進而造成了凹陷處 (reCeSS)114的產生。在後續以罩幕層1〇4為蝕刻停止層蝕 刻氧化石夕層108時’於凹陷處114可能會蝕穿罩幕層1〇4而 繼續向下姓刻’進而造成過姓刻(over etching)二現象而 對矽基底產生傷害。 另-方面,在反轉罩幕的製程中,反轉罩幕係必須設 計為超過溝渠開口的兩側,以確保上述因產生凹陷處而導200412644 V. Description of the invention (2) "The conventional method uses a process that uses a reverse cover (difficult to use Reverse). _ M W㈣M 'Please refer to item}. In the first figure, only part of the picture is shown. ^ # 々 A high-density plasma chemical vapor deposition method is used to form the Λ-deposited layer 108 on a substrate 100 # having a pad oxide layer 〇2, a cover layer 〇04 layer, and a two-layered glass 06, and then A photoresist layer is formed on the silicon oxide layer 108. The photoresist layer is used to cover the area i or ′ of the pattern with dense photoresist layer and is formed over the trench m in the area with low pattern density. Reversing the mask Π 2. The photoresist layer and the reversing mask 112 are etched to expose the surface of the mask layer 104 by contact oxidation. After that, the photoresist layer and the mask 112 are rotated to make the original pattern density. The low area is reversed to the area i or between the pattern densities, and then the silicon oxide layer is removed by chemical mechanical polishing to expose the nitrogen == surface. Its | 'remove the pure cut layer and pad the oxide layer to form a' trench isolation structure. However, as the components continue to shrink, the above-mentioned manufacturing method of the shallow trench isolation structure by the inversion mask method is described above. In the process, the margin of the process of forming the reversal mask is relatively narrow, and it is easy to cause misalignment. As a result, the reversal mask 112 is formed on the hypotenuse in the trench 110, which further causes a depression (reCeSS). The generation of 114. In the subsequent etching of the oxide oxide layer 108 with the mask layer 104 as an etch stop layer, 'the depression 114 may etch through the mask layer 104 and continue to be engraved to the next name', thereby causing a surname. The two phenomena of over etching cause damage to the silicon substrate. On the other hand, in the process of reversing the mask, the reversing mask system must be designed to exceed the two sides of the trench opening to ensure that the above due to the depression guide

9795twf.ptd 第11頁 2004126449795twf.ptd Page 11 200412644

五、發明說明(3) 致對矽基底過蝕刻的情形不會發生。然而,隨著元件的縮 小化,溝渠間間距亦隨之縮小,而覆蓋於溝渠上的反轉罩 幕寬度又大於溝渠寬度,因而使得反轉罩幕間間距更形縮 小,當反轉罩幕間的間距縮小至小於曝光的臨界尺寸時, 則反轉罩幕間之間距部分的輪廓係無法由曝光製程正確的 轉移,從而無法形成正確的反轉罩幕圖案。 發明内容 因此,本發明的目的在提供一種淺溝渠隔離結構之製 造方法,能夠提高反轉罩幕之黃光製程的製程裕度。 本發明的另一目的在提供一種淺溝渠隔離結構之製造 方法,能夠避免在蝕刻絕緣層時因為過蝕刻而傷害到矽基 底。 本發明提出一種淺溝渠隔離結構之製造方法,此方法 係提供一基底,並於基底上已依序形成有墊氧化層、罩幕 層與第一溝渠,接著於第一溝渠内與基底上形成絕緣層以 填滿第一溝渠,且在第一溝渠上方之絕緣層具有第二溝 渠。然後,於絕緣層上形成共形的帽蓋層,且在第二溝渠 上方之帽蓋層具有第三溝渠,其中第三溝渠的寬度小於第 二溝渠的寬度,再於帽蓋層上形成反轉罩幕以覆蓋第三溝 渠,接著移除反轉罩幕之外的帽蓋層與絕緣層至暴露出罩 幕層表面,再移除反轉罩幕。其後移除殘留之帽蓋層與溝 渠外的殘留之絕緣層至暴露出罩幕層表面,再移除罩幕層 及塾氧化層。 由上述可知,由於在絕緣層上係形成一層共形的帽蓋5. Description of the invention (3) The situation of over-etching the silicon substrate will not occur. However, with the shrinking of components, the distance between trenches has also decreased, and the width of the inversion masks covering the trenches is larger than the width of the trenches. Therefore, the distance between the inversion masks has been further reduced. When the pitch is reduced to be smaller than the critical size of the exposure, the outline of the space between the inversion masks cannot be correctly transferred by the exposure process, so that a correct inversion mask pattern cannot be formed. SUMMARY OF THE INVENTION Therefore, an object of the present invention is to provide a method for manufacturing a shallow trench isolation structure, which can improve the process margin of the yellow light process for reversing the mask. Another object of the present invention is to provide a method for manufacturing a shallow trench isolation structure, which can avoid damage to the silicon substrate due to over-etching when the insulating layer is etched. The invention provides a method for manufacturing a shallow trench isolation structure. This method provides a substrate, and a pad oxide layer, a mask layer, and a first trench have been sequentially formed on the substrate, and then formed in the first trench and on the substrate. The insulating layer fills the first trench, and the insulating layer above the first trench has a second trench. Then, a conformal cap layer is formed on the insulating layer, and the cap layer above the second trench has a third trench, wherein the width of the third trench is smaller than the width of the second trench, and then forming an inverse on the cap layer. Turn the mask to cover the third trench, and then remove the cap layer and the insulation layer outside the inversion mask to expose the surface of the mask layer, and then remove the inversion mask. Thereafter, the remaining cap layer and the remaining insulating layer outside the trench are removed to expose the surface of the mask layer, and then the mask layer and the hafnium oxide layer are removed. From the above, it is known that since a conformal cap is formed on the insulating layer

9795iwf.ptd 第12頁 2004126449795iwf.ptd Page 12 200412644

五、發明說明(4) 層,使得絕緣層上的溝渠寬度係能夠藉由帽蓋層所形成的 溝渠縮小,因而使得在溝渠上形成反轉罩幕的製程裕度得 以變寬,進而使得反轉罩幕能夠完全覆蓋溝渠,以避免在 反轉罩幕與溝渠的交界處產生凹陷。 而且,由於所形成的反轉罩幕在與溝渠的交界處並不 會產生凹陷,因此,在進行絕緣層的蝕刻製程時係能夠使 絕緣層的蝕刻停止在罩幕層,不會因為凹陷處導致過蝕刻 現象的產生而傷害到基底。 尚且,由於在絕緣層上形成一層略共形的薄帽蓋層, 使得在絕緣層上的溝渠間間距較窄的區域,此溝渠間間距 的寬度係能夠藉由帽蓋層所形成的溝渠而擴大,經由配合 帽蓋層上的溝渠而對反轉罩幕寬度作適當的調整,係能夠 使得形成在溝渠上之反轉罩幕間的間距得以變寬,從而能 夠避免反轉罩幕間間距過小而無法正確曝光的情形。 為讓本發明之上述和其他目的、特徵、和優點能更明 顯易懂,下文特舉一較佳實施例,並配合所附圖式,作詳 細說明如下: 實施方式: 第2A圖至第2G圖所繪示為依照本發明一較佳實施例之 一種淺溝渠隔離結構之製造流程的剖面示意圖。 首先,請參照第2A圖,提供一半導體基底2 0 0,於基 底200上依次形成有墊氧化層202、罩幕層204。其中形成 墊氡化層20 2的方法例如是利用熱氧化法。且罩幕層204的 材質例如是氮化矽,形成罩幕層2 0 4的方法例如是使用化V. Description of the invention (4) layer, so that the width of the trench on the insulating layer can be reduced by the trench formed by the cap layer, so that the process margin for forming the inversion mask on the trench can be widened, and The turn screen can completely cover the ditch to avoid the depression at the junction of the turn screen and the ditch. In addition, since the formed reversal mask does not generate a depression at the interface with the trench, the etching of the insulating layer can be stopped in the mask layer during the etching process of the insulating layer, and it will not be caused by the depression. Causes over-etching and damages the substrate. Moreover, because a thin, slightly conformal cap layer is formed on the insulating layer, the narrower gap between the trenches on the insulating layer is formed. The width of the gap between the trenches can be formed by the trench formed by the cap layer. Enlargement, and appropriate adjustment of the width of the reversal masks by matching the trenches on the cap layer can widen the gap between the reversal masks formed on the trenches, so as to prevent the gap between the reversal masks from being too small and Situations where exposure is not correct. In order to make the above and other objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below in conjunction with the accompanying drawings for detailed description as follows: Embodiments: FIG. 2A to 2G The drawing shows a schematic cross-sectional view of a manufacturing process of a shallow trench isolation structure according to a preferred embodiment of the present invention. First, referring to FIG. 2A, a semiconductor substrate 200 is provided, and a pad oxide layer 202 and a mask layer 204 are formed on the substrate 200 in this order. Among them, a method for forming the pad-forming layer 202 is, for example, a thermal oxidation method. The material of the cover layer 204 is, for example, silicon nitride, and a method of forming the cover layer 204 is, for example, using

9795twf.ptd 第13頁 2004126449795twf.ptd Page 13 200412644

五、發明說明(5) 學氣相沉積法(chemical vapor deposition, CVD)形成一 氮化矽層於墊氧化層202上。 接著’去除部份的罩幕層204、墊氧化層202以及基底 2 0 0以形成溝渠2 0 6。其中形成溝渠2 0 6的方法例如是在罩 幕層204上形成圖案化之光阻層(未圖示)。再以光阻層為 罩幕’以非等向性钱刻法去除罩幕層2 0 4、墊氧化層1 〇 2與 部分基底2 0 0以形成溝渠20 6。其後再於溝渠2 0 6的内表面 形成櫬層2 0 8。其中形成櫬層2 0 8的方法例如是利用熱氧化 法形成氧化矽層。 接著,請參照第2B圖,於基底2 0 0上形成一層絕緣層 2 1 0以填滿溝渠2 0 6並覆蓋整個基底2 0 0,其中絕緣層2 1 0的 材質例如是氧化矽,形成此絕緣層的方法例如是使用高密 度電漿化學氣相沈積法(high density plasma chemical vapor deposition, HDPCVD),並以矽烷(SiH4)、氧、氬 (Ar)為反應氣體源,於基底20 0上形成一氧化矽層。由於 高密度電漿化學氣相沈積法的均勻覆蓋性不佳,因此在溝 渠206上方的絕緣層210會形成溝渠212。 接著,請參照第2C圖,在絕緣層2 1 0上形成薄的帽蓋 層(cap layer)214以全面覆蓋絕緣層210,並於使絕緣層 210上的溝渠212成為帽蓋層214上的溝渠216,其中溝渠 216的寬度將會小於溝渠212的寬度。且帽蓋層214的材質 例如是二氧化矽,形成此帽蓋層2丨4的方法例如是使用化 學氣相沈積法以在絕緣層2 1 〇上沈積一層略共形的氧化 層。5. Description of the invention (5) A chemical vapor deposition (CVD) method is used to form a silicon nitride layer on the pad oxide layer 202. Next, a portion of the mask layer 204, the pad oxide layer 202, and the substrate 200 are removed to form a trench 206. The method for forming the trenches 206 is, for example, forming a patterned photoresist layer (not shown) on the mask layer 204. The photoresist layer is used as the mask ’to remove the mask layer 204, the pad oxide layer 102, and a portion of the substrate 200 using an anisotropic coin-cut method to form a trench 206. Thereafter, a plutonium layer 208 is formed on the inner surface of the trench 206. The method of forming the hafnium layer 208 is, for example, forming a silicon oxide layer by a thermal oxidation method. Next, referring to FIG. 2B, an insulating layer 2 10 is formed on the substrate 200 to fill the trench 2 06 and cover the entire substrate 2 0. The material of the insulating layer 2 1 0 is, for example, silicon oxide. The method of this insulating layer is, for example, using a high density plasma chemical vapor deposition (HDPCVD) method, and using silane (SiH4), oxygen, argon (Ar) as a reaction gas source on the substrate 20 0 A silicon oxide layer is formed on it. Due to the poor uniformity of the high-density plasma chemical vapor deposition method, the trench 212 is formed by the insulating layer 210 above the trench 206. Next, referring to FIG. 2C, a thin cap layer 214 is formed on the insulating layer 210 to completely cover the insulating layer 210, and the trench 212 on the insulating layer 210 becomes the cap layer 214. The trench 216, wherein the width of the trench 216 will be smaller than the width of the trench 212. The material of the capping layer 214 is, for example, silicon dioxide. A method for forming the capping layer 214 is, for example, using a chemical vapor deposition method to deposit a slightly conformal oxide layer on the insulating layer 2 10.

9795twf.ptd9795twf.ptd

第14頁 200412644Page 14 200412644

五、發明說明(6) 於上述第2 C圖的步驟中,帽蓋層2 1 4的沈積係可以使 用與沈積絕緣層2 1 0相同的沈積反應室,其例如是將高密 度電漿化學氣相沈積法中施加於晶圓的射頻偏壓降低甚或 是關閉,即可以在絕緣層2 1 0上形成一層略共形的帽蓋層 2 1 4。然而本發明並不限定使用相同的沈積機台,亦可以 使用另外的沈積機台形成帽蓋層2 1 4。尚且,除了使用沈 積機台之外,此帽蓋層2 1 4還可以使用熱爐管的方式形 成。 接著,請參照第2D圖,在帽蓋層2 1 4上形成圖案化的 罩幕層218以作為反轉罩幕,並且此罩幕層218寬度至少大 於溝渠216上部的寬度以完全覆蓋溝渠216。其中罩幕層 2 1 8的材質例如是光阻’形成此罩幕層2 1 8的方法例如是於 帽蓋層2 1 4上形成光阻層(未繪示),再經由曝光顯影製程 以形成圖案化的罩幕層218。 由於在第2C圖中,經由形成帽蓋層214所形成的溝渠 2 1 6係能夠縮小原先溝渠2 1 2的寬度,因而使得罩幕層2 1 8 的製程裕度變寬,從而使得罩幕層2 1 8能夠較容易的覆蓋 溝渠216而不至於產生凹陷。 再者,經由形成帽蓋層2 1 4所形成的溝渠2 1 6除了能夠 縮小原先溝渠2 1 2的寬度之外,亦能夠使溝渠2 1 6之間的間 距增加,因此,在溝渠2 1 2的圖案較為緊密的地區(未圖 示),係能夠藉由形成溝渠2 1 6以增加溝渠間的間距,並配 合溝渠216而適當的調整反轉罩幕的尺寸,而能夠避免反 轉罩幕間的間距過小而無法正確形成圖案的問題。5. Description of the invention (6) In the step of FIG. 2C above, the deposition system of the capping layer 2 1 4 can use the same deposition reaction chamber as the deposited insulating layer 2 1 0, which is, for example, a high-density plasma chemistry In the vapor deposition method, the RF bias applied to the wafer is reduced or even turned off, that is, a slightly conformal cap layer 2 1 4 can be formed on the insulating layer 2 10. However, the present invention is not limited to using the same deposition machine, and another deposition machine may be used to form the capping layer 2 1 4. Moreover, in addition to using the deposition machine table, the cap layer 2 1 4 can also be formed by using a hot furnace tube. Next, referring to FIG. 2D, a patterned mask layer 218 is formed on the cap layer 2 1 4 as a reverse mask, and the width of the mask layer 218 is at least larger than the width of the upper portion of the trench 216 to completely cover the trench 216. . The material of the cover layer 2 1 8 is, for example, a photoresist. The method for forming the cover layer 2 1 8 is, for example, forming a photoresist layer (not shown) on the cap layer 2 1 4 and then exposing and developing the photoresist layer. A patterned mask layer 218 is formed. In FIG. 2C, the trench 2 1 6 formed by forming the capping layer 214 can reduce the width of the original trench 2 1 2, so that the process margin of the mask layer 2 1 8 is widened, thereby making the mask The layer 2 1 8 can easily cover the trench 216 without causing a depression. Furthermore, the trenches 2 1 6 formed by forming the cap layer 2 1 4 can reduce the width of the original trenches 2 1 2 and also increase the spacing between the trenches 2 1 6. Therefore, in the trenches 2 1 The area with a dense pattern of 2 (not shown) can be formed by forming the trenches 2 1 6 to increase the spacing between the trenches and cooperate with the trenches 216 to appropriately adjust the size of the inversion mask, thereby avoiding the inversion mask. The space between the screens is too small to form a pattern correctly.

9795twf.ptd 第15頁 200412644 五、發明說明(7) 接著’請參照第2E圖’移除罩幕層2 1 8覆蓋區域之外 的帽蓋層214與絕緣層210至露出罩幕層2〇4表面為止,以 形成帽蓋層2 1 9與絕緣層2 2 0。其方法例如是以罩'幕声2 1 g 為蝕刻罩幕,並以罩幕層2 0 4為蝕刻停止層,以非等向性 敍刻法移除罩幕層2 1 8覆盍區域之外的帽蓋層2 1 &與絕緣層 210。由於在反轉罩幕218與溝渠216的交界處並不會產生 凹陷,因此絕緣層2 2 0的蝕刻係能夠停止在罩幕層2〇4,不 至於產生過蝕刻而傷害到基底。 接著,凊參照第2 F圖,移除帽蓋層2 1 9上的罩幕層 218 ’然後移除帽蓋層219與溝渠2〇6之外的絕緣層mo至露 出罩幕層2 0 4的表面為止,以形成一平坦的絕緣填塞物 222。其中移除帽蓋層219與部分絕緣層21〇的方法例如是 以罩幕層2 0 4為研磨終止層,以化學機械研磨法移除帽蓋 層2 1 9與溝渠2 〇 6之外的絕緣層2 2 0。 接著’請參照第2G圖,依序去除罩幕層204以及墊氧 化層202 ’以形成淺溝渠隔離結構。其中,去除罩幕層204 的方法例如是使用熱磷酸浸蝕的濕式蝕刻法。去除墊氧化 層2 02的方法例如是以氫氟酸(HF)浸蝕的濕式蝕刻法。 系宗上所述’本發明至少具有下述的優點: 1 ·由於本發明係在絕緣層上形成一層略共形的薄帽蓋 層’使得絕緣層上的溝渠寬度係能夠藉由帽蓋層所形成的 溝渠縮小’因而使得在溝渠上形成反轉罩幕的製程裕度得 以變寬,即使發生對不準等情形,亦能夠使反轉罩幕完全 覆盍溝渠’而能夠避免在反轉罩幕與溝渠的交界處產生凹9795twf.ptd Page 15 200412644 V. Description of the invention (7) Then 'please refer to Figure 2E' to remove the cover layer 2 1 8 and the insulating layer 210 outside the covered area to expose the cover layer 2. 4 surfaces to form a capping layer 2 1 9 and an insulating layer 2 2 0. The method is, for example, to use a mask 2 1 g as an etching mask, and use a mask layer 2 0 4 as an etching stop layer, and remove the mask layer 2 1 8 overlying area by an anisotropic engraving method. The outer capping layer 2 1 & and the insulating layer 210. Since no depression is generated at the boundary between the reversal mask 218 and the trench 216, the etching system of the insulating layer 220 can stop at the mask layer 204 without over-etching and damaging the substrate. Next, referring to FIG. 2F, the cover layer 218 'on the cap layer 2 1 9 is removed, and then the insulating layer mo other than the cap layer 219 and the trench 20 is removed to expose the cover layer 2 0 4 So as to form a flat insulating packing 222. The method for removing the cap layer 219 and part of the insulating layer 210 is, for example, using the mask layer 204 as a polishing termination layer, and removing the cap layer 2 1 9 and the trench 2 0 by chemical mechanical polishing. Insulation layer 2 2 0. Next, referring to FIG. 2G, the mask layer 204 and the pad oxidation layer 202 are sequentially removed to form a shallow trench isolation structure. The method of removing the mask layer 204 is, for example, a wet etching method using hot phosphoric acid etching. A method for removing the pad oxide layer 202 is, for example, a wet etching method by etching with hydrofluoric acid (HF). According to the statement, "the present invention has at least the following advantages: 1 · Since the present invention forms a thin conformal thin cap layer on the insulating layer", the trench width on the insulating layer can be determined by the cap layer. The formation of the trench is reduced, thus widening the margin of the process of forming a reversal mask on the trench. Even if misalignment occurs, the reversal mask can completely cover the trench and can be avoided during reversal. Depression at the junction of the curtain and the trench

9795twf.ptd 第16頁 200412644 五、發明說明(8) 陷。 2 ·由於本發明所形成的反轉罩幕在與溝渠的交界處並 不會產生凹陷,因此,在進行絕緣層的蝕刻製程時,係能 夠使所有欲去除部分的絕緣層停止在罩幕層,不會因為凹 陷處導致過蝕刻現象的產生而傷害到基底。 3 ·本發明的製程簡單易行,並且適用於現行的淺溝渠 隔離結構中的絕緣膜沈積製程,因此,能夠在不增加製程 困難度的情形下,有效的增加反轉罩幕之黃光製程的製程 裕度。 4.由於本發明係在絕緣層上形成一層略共形的薄帽蓋 層,使得在絕緣層上的溝渠間間距較窄的區域,溝渠間間 距的寬度係能夠藉由帽蓋層所形成的溝渠而擴大,經由配 合帽蓋層上的溝渠而對反轉罩幕寬度作適當的調整,係能 夠使得在形成在溝渠上之反轉罩幕間間距得以變寬,從而 能夠避免反轉罩幕間間距過小而無法正確曝光的情形。 雖然本發明已以一較佳實施例揭露如上,然其並非用 以限定本發明,任何熟習此技藝者,在不脫離本發明之精 神和範圍内,當可作些許之更動與潤飾,因此本發明之保 護範圍當視後附之申請專利範圍所界定者為準。9795twf.ptd Page 16 200412644 V. Description of Invention (8). 2 · Because the inversion mask formed by the present invention does not generate a depression at the interface with the trench, the insulation layer can stop the insulation layer of all parts to be removed during the etching process of the insulation layer. , Will not hurt the substrate because of the over-etching phenomenon caused by the depression. 3. The process of the present invention is simple and easy to implement, and is suitable for the current insulation film deposition process in the shallow trench isolation structure. Therefore, it can effectively increase the yellow light reversing process without increasing the difficulty of the process. Process margin. 4. Since the present invention is to form a thin conformal thin cap layer on the insulating layer, so that in the area with a narrow gap between the trenches on the insulating layer, the width of the gap between the trenches can be formed by the cap layer. The trench is enlarged, and the width of the reversing masks is adjusted appropriately by matching the trenches on the cap layer, so that the gap between the reversing masks formed on the trench can be widened, so that the gap between the reversing masks can be avoided. Too small to properly expose. Although the present invention has been disclosed as above with a preferred embodiment, it is not intended to limit the present invention. Any person skilled in the art can make some changes and retouch without departing from the spirit and scope of the present invention. The scope of protection of the invention shall be determined by the scope of the attached patent application.

9795fwf.pui 第17頁 2004126449795fwf.pui p. 17 200412644

圖式簡單說明 第1圖所繪示為習知一種於淺溝渠隔離結構製程中, 在絕緣層上形成反轉罩幕的剖面示意圖。 第2 A圖至第2 G圖所繪示為依照本發明一較佳實施例之 一種淺溝渠隔離結構之製造流程的剖面示意圖 圖式標示說明: 1 00、2 0 0 :基底 102、202 :墊氧化層 104、1 12、204、218 :罩幕層 106 ^ 1 10 ^ 2 0 6 ^ 212 ^ 216 :溝渠 1 0 8 ··氧化矽層 1 1 4 :凹陷處 2 0 8 :櫬層 2 1 4、2 1 9 :帽蓋層 2 2 2 :絕緣填塞物Brief Description of the Drawings Figure 1 shows a schematic cross-sectional view of a conventional method for forming a reversal mask on an insulating layer in a shallow trench isolation structure. Figures 2A to 2G are cross-sectional schematic diagrams illustrating the manufacturing process of a shallow trench isolation structure in accordance with a preferred embodiment of the present invention. Figures are labeled and explained: 1 00, 2 0 0: substrates 102, 202: Pad oxide layers 104, 1 12, 204, 218: mask layer 106 ^ 1 10 ^ 2 0 6 ^ 212 ^ 216: trench 1 0 8 · silicon oxide layer 1 1 4: depression 2 0 8: 榇 layer 2 1 4, 2 1 9: Cap layer 2 2 2: Insulation packing

9795twf.ptd 第18頁9795twf.ptd Page 18

Claims (1)

200412644200412644 六、申請專利範圍 1. 一種淺溝渠隔離結構之製造方法,其特徵在於: 提供一基底,於該基底上已依序形成有一墊氧化層、 一罩幕層與一第一溝渠; 於該第一溝渠内與該基底上形成一絕緣層以填滿該第 一溝渠,且在該第一溝渠上方之該絕緣層具有一第二溝 渠; 於該絕緣層上形成共形的一帽蓋層,且在該第二溝渠 上方之該帽蓋層具有一第三溝渠; 於該帽蓋層上形成一反轉罩幕以覆蓋該第三溝渠; 移除該反轉罩幕之外的該帽蓋層與該絕緣層至暴露出 該罩幕層表面; 移除該反轉罩幕; 移除殘留之該帽蓋層與該溝渠外的殘留之該絕緣層, 直至暴露出該罩幕層表面,以及 移除該罩幕層及該塾氧化層。 2. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於該帽蓋層的材質包括氧化矽。 3 ·如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於形成該帽蓋層的方法包括化學氣相沈 積法。 4. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於形成該絕緣層的方法包括以高密度化 學氣相沉積法形成一氧化矽層。 5. 如申請專利範圍第1項所述之淺溝渠隔離結構之製6. Scope of Patent Application 1. A method for manufacturing a shallow trench isolation structure, characterized in that: a substrate is provided on which a pad oxide layer, a cover layer and a first trench have been sequentially formed; Forming an insulating layer in a trench and the substrate to fill the first trench, and the insulating layer above the first trench has a second trench; and forming a conformal cap layer on the insulating layer, And the cap layer above the second trench has a third trench; a reverse cover is formed on the cap layer to cover the third trench; and the cap outside the reverse cover is removed Layer and the insulating layer to expose the surface of the mask layer; removing the inversion mask; removing the remaining cap layer and the remaining insulating layer outside the trench until the surface of the mask layer is exposed, And removing the mask layer and the hafnium oxide layer. 2. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of patent application, wherein the material of the capping layer includes silicon oxide. 3. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, characterized in that the method of forming the capping layer includes a chemical vapor deposition method. 4. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of patent application, characterized in that the method of forming the insulating layer includes forming a silicon oxide layer by a high-density chemical vapor deposition method. 5. The system of shallow trench isolation structure as described in item 1 of the scope of patent application 9795twf.ptd 第19頁 200412644 六、申請專利範圍 造方法,其特徵在於該帽蓋層與該絕緣層係於相同的反應 室沈積形成。 6. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於該帽蓋層與該絕緣層係於不同的反應 室沈積形成。 7. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於該反轉罩幕的材質包括光阻材料。 8. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於移除殘留之該帽蓋層與該溝渠外的殘 留之該絕緣層,直至暴露出該罩幕層表面的方法包括化學 機械研磨法。 9. 如申請專利範圍第1項所述之淺溝渠隔離結構之製 造方法,其特徵在於在該溝渠内與該基底上形成該絕緣層 以填滿該溝渠的步驟之前,更於該溝渠之内表面形成襯 層。 1 0 —種淺溝渠隔離結構之製造方法,其特徵在於: 提供一基底,於該基底上已依序形成有一墊氧化層、 一罩幕層與一第一溝渠; 於該第一溝渠内與該基底上形成一絕緣層以填滿該第 一溝渠,且在該第一溝渠上方之該絕緣層具有一第二溝 渠; 於該絕緣層上形成一帽蓋層,且在該第二溝渠上方之 該帽蓋層具有一第三溝渠,其中該第三溝渠的溝渠寬度小 於該第二溝渠的溝渠寬度;9795twf.ptd Page 19 200412644 VI. Scope of Patent Application The manufacturing method is characterized in that the cap layer and the insulating layer are deposited in the same reaction chamber. 6. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, characterized in that the cap layer and the insulating layer are formed by depositing in different reaction chambers. 7. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, characterized in that the material of the inversion cover includes a photoresist material. 8. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, which is characterized by removing the remaining cap layer and the remaining insulating layer outside the trench until the surface of the cover layer is exposed The methods include chemical mechanical grinding. 9. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, characterized in that, before the step of forming the insulation layer in the trench and the substrate to fill the trench, it is further inside the trench. The surface forms a liner. 10—A method for manufacturing a shallow trench isolation structure, characterized in that: a substrate is provided on which a pad oxide layer, a cover layer and a first trench have been sequentially formed; and An insulating layer is formed on the substrate to fill the first trench, and the insulating layer above the first trench has a second trench; a capping layer is formed on the insulating layer, and the second trench is above the second trench The capping layer has a third trench, wherein the trench width of the third trench is smaller than the trench width of the second trench; 9795twf.ptd 第20頁 200412644 六、申請專利範圍 於該帽蓋層上形成一反轉罩幕以覆蓋該第三溝渠; 移除該反轉罩幕之外的該帽蓋層與該絕緣層至暴露出 該罩幕層表面; 移除該反轉罩幕; 移除殘留之該帽蓋層與該溝渠外的殘留之該絕緣層, 直至暴露出該罩幕層表面;以及 移除該罩幕層及該塾氧化層。 1 1.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於該帽蓋層的材質包括氧化矽。 1 2.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於形成該帽蓋層的方法包括化學氣相 沈積法。 1 3.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於形成該絕緣層的方法包括以高密度 化學氣相沉積法形成一氧化叾夕層。 1 4.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於該帽蓋層與該絕緣層係於相同的反 應室沈積形成。 1 5.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於該帽蓋層與該絕緣層係於不同的反 應室沈積形成。 1 6.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於該反轉罩幕的材質包括光阻材料。 1 7.如申請專利範圍第1 0項所述之淺溝渠隔離結構之9795twf.ptd Page 20 200412644 Sixth, the scope of the patent application is to form an inversion cover on the cap layer to cover the third trench; remove the cap layer and the insulation layer outside the inversion cover to Expose the surface of the cover layer; remove the reverse cover; remove the remaining cap layer and the remaining insulating layer outside the trench until the surface of the cover layer is exposed; and remove the cover Layer and the plutonium oxide layer. 1 1. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the material of the cap layer includes silicon oxide. 1 2. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, characterized in that the method for forming the capping layer includes a chemical vapor deposition method. 1 3. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, characterized in that the method for forming the insulating layer includes forming a monoxide layer by a high-density chemical vapor deposition method. 1 4. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of the patent application, characterized in that the cap layer and the insulating layer are deposited and formed in the same reaction chamber. 15. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of the patent application, wherein the cap layer and the insulating layer are deposited in different reaction chambers. 16. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of the patent application, wherein the material of the inversion cover includes a photoresist material. 1 7. The shallow trench isolation structure described in item 10 of the scope of patent application 9795twf.ptd 第21頁 200412644 六、申請專利範圍 製造方法,其特徵在於移除殘留之該帽蓋層與該溝渠外的 殘留之該絕緣層,直至暴露出該罩幕層表面的方法包括化 學機械研磨法。 1 8.如申請專利範圍第1 0項所述之淺溝渠隔離結構之 製造方法,其特徵在於在該溝渠内與該基底上形成該絕緣 層以填滿該溝渠的步驟之前,更於該溝渠之内表面形成襯 層。9795twf.ptd Page 21 200412644 VI. Patent application manufacturing method, which is characterized by removing the remaining cap layer and the remaining insulating layer outside the trench until the method of exposing the surface of the cover layer includes chemical machinery Grinding method. 1 8. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, characterized in that the step of forming the insulating layer in the trench and the substrate to fill the trench is performed before the step of filling the trench. The inner surface forms a lining layer. 9795twf.pta 第22頁9795twf.pta Page 22
TW92100303A 2003-01-08 2003-01-08 Method of fabricating shallow trench isolation structure TWI307543B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92100303A TWI307543B (en) 2003-01-08 2003-01-08 Method of fabricating shallow trench isolation structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92100303A TWI307543B (en) 2003-01-08 2003-01-08 Method of fabricating shallow trench isolation structure

Publications (2)

Publication Number Publication Date
TW200412644A true TW200412644A (en) 2004-07-16
TWI307543B TWI307543B (en) 2009-03-11

Family

ID=45071616

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92100303A TWI307543B (en) 2003-01-08 2003-01-08 Method of fabricating shallow trench isolation structure

Country Status (1)

Country Link
TW (1) TWI307543B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI763716B (en) * 2017-09-21 2022-05-11 聯華電子股份有限公司 Method of fabricating isolation structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI763716B (en) * 2017-09-21 2022-05-11 聯華電子股份有限公司 Method of fabricating isolation structure

Also Published As

Publication number Publication date
TWI307543B (en) 2009-03-11

Similar Documents

Publication Publication Date Title
US5937309A (en) Method for fabricating shallow trench isolation structure
US6331472B1 (en) Method for forming shallow trench isolation
TWI251876B (en) Method of pull back for forming shallow trench isolation
TW200412644A (en) Method of fabricating shallow trench isolation structure
KR20040055346A (en) Formation method of trench in semiconductor device
JPH11312730A (en) Manufacturing method of semiconductor device
KR20050028618A (en) Method for forming isolation layer of semiconductor device
KR20030056602A (en) Method of forming an isolation film in semiconductor device
KR100967673B1 (en) Method for forming isolation layer of semiconductor device
KR20040049871A (en) Formation method of trench oxide in semiconductor device
KR20030012116A (en) Method of shallow trench isolation of the semiconductor device
TW445571B (en) Manufacturing method for shallow trench isolation
KR100743619B1 (en) A method for fabricating trench of semiconductor device
KR100876874B1 (en) Device Separating Method of Semiconductor Device
US6716720B2 (en) Method for filling depressions on a semiconductor wafer
KR20120042045A (en) Method for fabricating semiconductor device
KR20050012584A (en) Method for forming isolation layer of semiconductor device
KR101095066B1 (en) Method for manufacturing semiconductor device
KR101046376B1 (en) Device Separating Method of Semiconductor Device
KR20040000678A (en) Method for forming isolation layer of semiconductor device
KR20040055351A (en) Fabrication method of semiconductor
KR20050009874A (en) Method for forming isolation layer of semiconductor device
KR20050059703A (en) Method for forming isolation layer of semiconductor device
KR20050079807A (en) Method for forming isolation layer of semiconductor device
KR20050022169A (en) Method for forming isolation layer of semiconductor device

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent