TW200406866A - Fixture and method for leveling flip-chip substrate bump - Google Patents

Fixture and method for leveling flip-chip substrate bump Download PDF

Info

Publication number
TW200406866A
TW200406866A TW92132056A TW92132056A TW200406866A TW 200406866 A TW200406866 A TW 200406866A TW 92132056 A TW92132056 A TW 92132056A TW 92132056 A TW92132056 A TW 92132056A TW 200406866 A TW200406866 A TW 200406866A
Authority
TW
Taiwan
Prior art keywords
fixture
leveling
carrier
strip
jig
Prior art date
Application number
TW92132056A
Other languages
Chinese (zh)
Other versions
TWI223373B (en
Inventor
Qian-Wei Zhang
Jing-Kuan Liu
Original Assignee
Kinsus Interconnect Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kinsus Interconnect Tech Corp filed Critical Kinsus Interconnect Tech Corp
Priority to TW092132056A priority Critical patent/TWI223373B/en
Publication of TW200406866A publication Critical patent/TW200406866A/en
Application granted granted Critical
Publication of TWI223373B publication Critical patent/TWI223373B/en

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

The present invention is related to the fixture for leveling flip-chip substrate bump, in which the fixture is made of metal or non-metal and has a flat-plate rectangular shape with 0.1~0.2 cm thickness. On the fixture, one or plural grooves are formed to accommodate bar-shape strips which are disposed so as to eliminate the lower part need to be leveled inside the grooves based on the arrangement structure inside the bar-shape strip. If the external shape of the bar-shape strip is smaller, plural grooves can be manufactured on one fixture and the empty part of the fixture can be used to raise the down pressed head to perform leveling process. If the material includes metal such as stainless steel, aluminum alloy and so on, the fixture can be manufactured by mechanical processing. If its material is non-metal such as plastic-based material, the fixture can be manufactured by mechanical processing or ejecting formation. The invention is featured that the fixture can be manufactured to form different sizes and shapes depending on the practical requirement in the leveling process so as to accommodate the bar-shape strip body composed of units, in which 9, 12, or 16 strips are used as a unit. The fixtures can be used repeatedly and can be stacked. In addition, the invention is also related to the application method of the fixture for leveling flip-chip substrate bump.

Description

200406866 【發明所屬技術領域] 敫单關於半導體積體電路封裝製程中載板凸塊 正/口二^尤其是有關於覆晶載板(Flip chip substrate)凸塊(Pres〇lder 〇r 叫化 β 之 治具與方法。 【先前技術】 六眾所周知’目前一般之半導體積體電路製造過程之主 要^流程包括:拉晶成長晶塊,晶圓切片與拋光,晶圓製作 (氧化、擴散、沉積、以光罩經微影術形成圖案、蝕刻), 晶圓測試’晶圓切割,封裝等階段。因此,在此製程最後 階段晶圓被切割成晶片之後,必須經由封裝製程,以便製 成具有各種特定功能之半導體積體電路製成品單元,供各 種特定目的之使用。 在目前關於封裝製程中所使用載板之產品與技術發展 以BGA(Ball Grid Array)封裝最為成熟,所發展之技術, 載板材料之種類也最豐富。目前之BGA有眾多種類,包 括:陶瓷BGA、塑膠BGA、金屬BGA 以及捲帶BGA等。BGA封 裝’是指單顆1C晶片或多顆IC晶片以打線(W/B)、捲帶200406866 [Technical field to which the invention belongs] 敫 Single information on carrier bump positive / negative in semiconductor integrated circuit packaging process ^ Especially regarding flip chip substrate bumps (Presolder 〇r called β) [Previous technology] Six well-known major processes of the current general semiconductor integrated circuit manufacturing process include: pulling crystals to grow ingots, wafer slicing and polishing, wafer fabrication (oxidation, diffusion, deposition, Photomasking is used to form patterns and etch), wafer testing, wafer cutting, packaging, etc. Therefore, after the wafer is cut into wafers at the final stage of this process, it must go through a packaging process in order to be made into a variety of A semiconductor integrated circuit finished product unit with a specific function is used for various specific purposes. At present, the product and technology development of the carrier board used in the packaging process is most mature with the BGA (Ball Grid Array) package. There are also the most abundant types of board materials. At present, there are many types of BGA, including: ceramic BGA, plastic BGA, metal BGA, and tape BGA. BGA seals 'Refers to a single or multiple pieces 1C IC wafer to wafer bonding wires (W / B), tape

200406866200406866

(B)以及覆晶(FC)等方式與載板接合,載板下緣再以設 、=列之錫球(Solder Ball )凸塊與母板連接,而載板 上所密佈精密複雜之線路具有取代傳統導線架之功能。 相較於其他1C封裝,BGA裝在應用上有多 、士田二更多I/O數的封裝;2·錫球提供絕佳散熱途徑,同 =使彳于封裝電性更為優異;3.錫球高度低於引腳,可達到 化封裝之目的,且引腳不易扭曲變形;4· 封裝之 接合失敗率較其他種類之封裝為低;5.於1C線幅間 球大小還有甚大之改善空其所提供引腳數是目 别所知最高者,可達2500個。 此^,亦廣氾使用FC(Flip Chip)封裝,其所使用之方 I c晶片反置,藉由精密對位及貼合技術,利用設置 I曰曰片上之錫鉛凸塊(Solder· Bump)於熱熔後將IC晶片 貼a於載板上之封裝技術。 人由1C晶片上接點與載板面對面接合,改善傳統打線接 二B〇ndlng )封裝體積過大之缺點,加以毋須經過 =、二^(Molding),晶粒背面裸露可提供更佳散熱效 丨乂 裝所提供之1/〇數目是目前已知最高者,能達 _續j 上,可以充份因應現今電子產品講求高效能及 :非=t之趨勢。而且,由於晶片與載體之間是經由凸塊 、、、,因此可大幅降低晶片與載體間之電感,以提升 ±卜π曰^與表現。亦可於此覆晶之背面裝附散熱器,可將 此1C曰曰片於操作過程中所產生之熱快速消散。因此,覆晶(B) and flip-chip (FC) and other methods to join the carrier board, and the lower edge of the carrier board is connected to the motherboard with solder balls (Solder Ball) bumps, and the circuit board is densely covered with sophisticated and complicated circuits. It has the function of replacing the traditional lead frame. Compared with other 1C packages, BGAs have more I / O packages and Shitian II packages. 2. Solder balls provide an excellent way to dissipate heat, and they make the package's electrical properties better. 3 The solder ball height is lower than the pins, which can achieve the purpose of encapsulation, and the pins are not easy to twist and deform; 4. The bonding failure rate of the package is lower than that of other types of packages; 5. The size of the ball between the 1C line width is still very large The improvement is that the number of pins provided is the highest known, up to 2500. Therefore, FC (Flip Chip) package is also widely used. The IC chip used is reversed, and through precision alignment and bonding technology, the tin-lead bump on the chip (Solder · Bump) is used. ) Packaging technology for attaching an IC chip to a carrier board after hot melting. The contact between the contacts on the 1C chip and the carrier is face-to-face, which improves the disadvantages of the large package size of traditional wire bonding, and the need to pass through the two, (Molding), the exposed back of the die can provide better heat dissipation. The number of 1/0 provided by outfitting is currently the highest known, which can reach _continued j, which can fully respond to the trend of high efficiency and non- = t in today's electronic products. Moreover, since the wafer and the carrier pass through the bumps, ,,, the inductance between the wafer and the carrier can be greatly reduced, so as to improve the performance. A heat sink can also be attached to the back of this flip chip, which can quickly dissipate the heat generated during the operation of this 1C chip. Therefore, flip chip

第6頁 200406866 五、發明說明(3) 技術尤於須要高速運作且產生高熱量之產品。 目前有多種覆晶技術正在發展之中,其主要差里在於 之:料與形成之方式不同,較常 錫錯凸 塊(Solder)、金凸塊(G〇ld)、導電聚合物凸塊 BUmP> 'Page 6 200406866 V. Description of the invention (3) Technology is especially required for products that operate at high speed and generate high heat. At present, there are a variety of flip-chip technologies that are being developed. The main difference lies in the fact that the material and the way of formation are different. Compared with solder bumps (Solder), gold bumps (God), and conductive polymer bumps, BUmP > '

Bump)專四種型式,1中又總Bump) There are four types, 1 in total

rRllm . A日衣転包括組裝前置作業之凸塊製作 (二=、曰;圓切割(Die Saw),以及組裝作業之晶片 接:(B =g)、㈤焊(Refl〇w) 1洗(C 〃本發月所主張之標的有直接密切之關聯。 首先’請參考第2圖中之晶片接合製程。晶片接合之 在=的1;長了錫錯凸塊之晶片翻覆後與載板之焊塾接 入:焊爐進行加溫,使錫錯凸塊與載板之焊 由接:機辨二J合之前凸塊需沾上助焊劑(Flux),在 烊濟二後將晶片置放於載板上,由於在經過回 約二Vi::以放寬晶片置放之誤差值。-般自行對位值 在25 γ以內扛之四分之一,亦及晶片與載板之置放偏移可 ί 焊劑不僅具有暫時固定晶片與載板之功 好之:錫錯凸塊表面的氧化物得以活化,以形成良 塊之程中,由於在基板上所裝附之以錫鉛凸 ^ 並不規則均勻一致,因此在將晶片與載板rRllm. A Japanese clothing includes the production of bumps before assembly (two =, said; circular cutting (Die Saw), and wafer connection of assembly operations: (B = g), soldering (Refl0w) 1 washing (C: The subject matter claimed in this post has a direct and close relationship. First, 'Please refer to the wafer bonding process in Figure 2. The wafer bonding is at 1; after the wafer with the tin bumps is overturned, it is connected to the carrier board. Connection of solder joints: The furnace is heated so that the soldering of the tin bumps and the carrier board is connected: the bumps need to be covered with flux (Flux) before the machine can be turned on. Put it on the carrier board, because after the return of about two Vi :: to relax the error value of the wafer placement.-Generally self-alignment of a quarter carried within 25 γ, and the placement of the wafer and the carrier board The offset can be good. The flux not only has the function of temporarily fixing the wafer and the carrier: the oxide on the surface of the tin bump is activated to form a good block, because the tin-lead bump is attached to the substrate ^ Irregular and uniform, so the wafer and the carrier

第7頁 200406866 五、發明說明(4) ------ 接合之别必須將此等凸塊整平 aeveling’Coining,Flatten)才可供使用,以確保晶片與 載板之間結實牢固之接合。卩目前此領域之技術水準可^ 此種載板製成兩種形式:其一為單顆(single unit )形 式|必須將此等裝附有凸塊之載板切割成單顆之後再行整 平而另種方式為將複數個此等載板組合成條形載板體 (Strip)使經成形(R〇uting)後,再實施整平。 然而’以目前技術水準所設計之凸塊整平機 只能對於此等單顆式載板上之凸塊進行以手工操作式或自 動整平,但是對於製成條形載板體上之凸塊並無自動 化整平之能力。因此,目前載板整平製程之產量 (fhoroughput)與效率受到相當的限制,而且經此整平製 程載板翹曲變形之比例甚高。 由於目前習知技術之覆晶載板凸塊整平技術之功能具 有上述之缺點與限制,因此本案發明人?盡心智,依據其 於此行業領域中之經驗與創見,不斷投入研究發展與實驗 改良’於是有本發明之產生。 /、 【發明内容】 敕、,因此,本發明之目的為提供一種新穎之覆晶載板凸塊 正平治具與方法,以達成提升凸塊整平效率與自動化量產 之目標。此種裝置是以現有覆晶載板凸塊整平技術為基礎Page 7 200406866 V. Description of the invention (4) ------ The joints must be leveled'Coining (Flatten) before they can be used to ensure that the chip and the carrier board are solid and firm. Join.卩 The current level of technology in this field can be made into two forms of this type of carrier: one is in the form of a single unit | the carrier board with the bumps must be cut into a single unit and then integrated Another method of flattening is to combine a plurality of these carrier plates into a strip carrier body (Strip), and then perform leveling after forming. However, the bump leveling machine designed with the current technical level can only be used to manually or automatically level the bumps on these single carrier boards. Blocks do not have the ability to auto level. Therefore, the throughput and efficiency of the current leveling process of the carrier board are quite limited, and the proportion of warpage and deformation of the carrier board after this leveling process is very high. Since the function of the bump leveling technology of the flip chip carrier board of the conventional technology has the above-mentioned disadvantages and limitations, the inventor of this case? Dedicated to research and development and experimental improvement based on his experience and ideas in this industry field, the invention came into being. / [Summary of the Invention] Therefore, the object of the present invention is to provide a novel flip chip substrate bump leveling jig and method to achieve the goal of improving bump leveling efficiency and automated mass production. This device is based on the existing bump leveling technology for flip chip substrates

200406866200406866

所發明之治具(Fixture),其兼具對於上述單顆載板上 塊自動整平功能,以及對於所製成條形載板體上載板凸 之整平功能,其不但可提升此種凸塊整平機之產量,而 可提供其使用彈性,此外,亦可改善此等載板於此製 所原存在翹曲變形之問題。 【實施方式】 =日』ί理、特徵與優點,可藉由以下說明並參考所附 圖式而獲得更進一步之瞭解。 平機Π4甘參^第1圖’其顯示本發明所使用之凸塊整 )。其中,設置於整平機主體(12)之右側為輸入 i2t4凸塊待整平之載板(14)可以單片或堆疊之 理自右向左輸入至整平機主體内實施整平處 右伽二ί 塊經整平之載板(15)從此整平機主体之 機内=於,輸出單元(13)。藉由使用本發明之治具於整平 ,:二=理,可達成一次整平多顆載板(其可取決於客千 :二際:未,而調整至多達9、12或16顆等數目)之 目的复因而大幅提升製程之產能與效率。 卜番古、八次,請參考第4圖,其顯示本發明之治具(2〇),其 銘合金二板體(21);此治具由金屬(包括含不錄鋼、 县二开,、至屬)或非金屬(以塑膠為主)所製成,其為平板 長方形’厚度例如大約2公分,該板上設有—或多個凹The invented Fixture has both the function of automatically leveling the above-mentioned single carrier plate and the function of leveling the convexity of the upper plate of the strip carrier body, which can not only enhance such convexity The output of the block leveler can provide its use flexibility. In addition, it can also improve the problem of warping and deformation of these carriers. [Embodiment] = Japan's theory, features, and advantages can be further understood by the following description and referring to the attached drawings. Flat machine UI4 Ganshen ^ Figure 1 'shows the bumps used in the present invention). Among them, the carrier board (14) set on the right side of the leveler body (12) is an input i2t4 bump to be leveled. It can be input from the right to the left into the leveler body to implement the leveling right. From the inside of the main body of the leveler, there are two leveled carrier plates (15), and the output unit (13). By using the jig of the present invention for leveling, the two = management can achieve leveling of multiple carrier boards at one time (which may depend on the passenger thousand: two occasions: not, and can be adjusted to as many as 9, 12, or 16 etc. The number of purposes) has thus significantly increased the productivity and efficiency of the process. Bu Pangu, eight times, please refer to Figure 4, which shows the fixture (20) of the present invention, the alloy two plates (21); this fixture is made of metal (including non-recorded steel, county ,, or genus) or non-metal (mainly plastic), which is a flat rectangular shape with a thickness of, for example, about 2 cm.

200406866 五、發明說明(6) 槽,此等凹槽之目的在於容納 載板内部之排列結構,將須要以凹:内依據 具之特點為,其可依據相對庳:::=。本發明治 π 右此條形載板體之外形較小, 衣 多個凹摊 π · 平乂j、,則可在一個治具上製作 平。若:鉍具摟空部份可提供下壓頭上升以進行整 若盆材i A1為金屬’則該治具可以機械加工方式製成; ” ’則該治具可以機械加工方式、或ί射 出成:方式製成。此外,可將此等治具堆疊。 、、厶且二t尹明參考第5(a)至5(c)圖,其顯示使用本發明之 m具實施覆晶載板凸塊整平方法之步驟: T將條形載板體(strip substrate)置放於本發明之 其可以人工用手置放,或以設備自動吸取置放 (請參閱第5(a)圖); 切及取置放 之預(-2)/署完成上述置放之後,將治具連同載板移至適當 位置,以電荷搞合顯示器(CCD)進行對位(請參閱第 敫平n在隹檢查敕對位正確後’將治具連同條形載板體移至 玉千£段進仃整平(請參閱第5(a)圖); 至Λ4)Λ整Λ過程,間,首先將此治具與條形載板體移 f ^廿:止疋位後,下整平製具上升將條形載板體 f奋i:,上整平治具下降直到與條形載板體接觸為 止以貝施整平(請參閱第5(b)圖); 於此整平過程中,可依據實際須求將上下治具設定至 各種不同溫度,其範圍在25_25(rc之間,並可ϋς須求200406866 V. Description of the invention (6) Slots. The purpose of these grooves is to accommodate the internal arrangement of the carrier board. It will need to be recessed: internal basis. According to the present invention, the outer shape of the strip-shaped carrier plate is relatively small, and a plurality of concave stands π · flat 乂 j, can be made flat on a jig. If: the hollow part of the bismuth can provide a lower pressure head for lifting. If the basin material i A1 is metal, then the jig can be made by machining; "" the jig can be made by machining, or injected. It is made by the method. In addition, these jigs can be stacked. ,,,,,, and two t. Yin Ming refers to Figures 5 (a) to 5 (c), which shows the implementation of a flip chip carrier using the m tool of the present invention. Steps of the bump leveling method: T Place the strip substrate on the present invention, which can be placed by hand manually, or automatically placed by equipment (see Figure 5 (a)) ; Pre-cutting and placement (-2) / After the above placement is completed, move the fixture and the carrier board to the appropriate position, and align the display with the charge (CCD) (see section 敫 平 n 在隹 Check that the alignment is correct'Move the jig with the strip carrier to Yuqian £ to enter the leveling (see Figure 5 (a)); to Λ4) Λ leveling Λ process, first, The fixture and the strip carrier move f ^ 廿: After the stop position, the lower leveling fixture is raised and the strip carrier is lifted f: i, and the upper level fixture is lowered until it is with the strip carrier. Level up to the touch (see Figure 5 (b)); during this leveling process, the upper and lower jigs can be set to various temperatures according to actual needs, with a range between 25_25 (rc, and Can be demanded

200406866 五、發明說明(7) _ 設定不同之壓力與壓力保持時間 lOOOkgf,以及壓力保持時間範·^力乾圍為〇-(5)經過以上之壓製敕平、尚為〇 —10秒; 治具移回至原先位置而完程之後,將此等上下整平 明之治具連同其上所置放之载板然後,將本發 ⑻以此*式重覆閱第5(〇圖);以及 之凸塊均整平為止;然後,將、、Λ 載板體上所有載板上 排出,以人工方式或以自動吸;蔣J同此條狀載板體-起 具可重覆使用。 等條形載板體取出;此治 此外,在使用本發明之治具 式實施·· 延仃I千日守,可以兩種方 1·第一種為單顆作業模式,其所使用之卜下敕亚、 尺寸略大於單顆載板之大小,__A I平治具之 作業; 夂只對一個載板進行整平 弟一種為多顆作業模式,上、二 求一次同時壓製整平條开,^ /正千/口具可依據實際須 個載板。 衣正千條形載板體之例如9、12或16個之多 說明為突二本f:之特徵與優點,請參考第6U)、⑴圖之 弟6(a)圖顯不,以現有習知技術之載板凸塊整平穿 Ϊ與方法,一次僅能壓製整平一顆其上設有凸塊之載體广 d而,第6 (b )圖顯示藉由使用本發明之凸塊整平治具與方 ^ 一_人可整平多顆設有凸塊之載體(其可視客戶實際項 求而調整多達至9、12或16顆等數目),因而可大幅提升此200406866 V. Description of the invention (7) _ Set different pressure and pressure holding time 1000kgf, and the pressure holding time range ^ Ligan circumference is 0- (5) After the above suppression, it is 0-10 seconds; After the tool is moved back to the original position and the journey is completed, level up and down the jigs together with the carrier plate placed on it, and then repeat this hairpin in the form of * to revisit Figure 5 (Figure 0); and All the bumps are leveled out; then, all the carrier boards on the carrier board are discharged manually or automatically; Jiang J can use this strip carrier board-lifter repeatedly. Take out the strip-shaped carrier board; In addition, in the implementation of the jig-type using the present invention, the extension is one thousand days guard, and two types can be used. The first type is a single operation mode. The size of the lower part is slightly larger than the size of a single carrier board. __A I is the operation of leveling fixtures. 夂 Leveling only one carrier board. One is a multi-operation mode. The upper and lower sides are used to press the leveling bar at the same time. ^ / Zhengqian / mouthpiece can be based on the actual need for a carrier board. For example, as many as 9, 12, or 16 pieces of Yizheng strip-shaped carrier boards are described as the features and advantages of f :, please refer to 6U) and 6 (a). According to the conventional technology, the carrier plate bump leveling method and method can only press and flatten a carrier with bumps on it at a time. Fig. 6 (b) shows the use of the bump leveling method of the present invention. Fixtures and squares ^ _ One can level multiple carriers with bumps (which can be adjusted up to 9, 12, or 16 depending on the actual requirements of the customer), so this can be greatly improved

第11頁 200406866 五、發明說明(8) 凸塊整平機之產能與效率 太菸明夕承《 、 因此,由以上之說明可之知, 是阳載板凸塊整平治具與方法確優於習知枯;r 者。本發明確具產業上利: 白知技術 符合專利要#。 肖“ -_新穎性與進步性, 以上所述僅為本發明之較佳實施例而[ 的而非用以限制本發明與申請真剎銘R 、值用孓况月曰 丫明寻利乾圍之内容;凡是立他 未偏離本發明所揭示之精神下所作之楚 凡疋,、他 應包含在以下所遂之申一專利範圍内。 200406866Page 11 200406866 V. Description of the invention (8) The production capacity and efficiency of the bump leveling machine are too bright. Therefore, it can be known from the above description that the bump leveling fixture and method of the male carrier board are indeed excellent. Yu Xi is dry; r. The present invention does have industrial advantages: Baizhi technology conforms to patent requirements #. Xiao "-_ novelty and progress, the above is only a preferred embodiment of the present invention and is not intended to limit the present invention and the application of the true brake R The content of the surroundings; any Chu Fanxiong who did not deviate from the spirit disclosed in the present invention, he should be included in the scope of the following patent application. 200406866

第1圖為顯示覆晶封裝製程之流程圖; 圖為顯示晶粒接合之概要側視圖; 弟3圖為覆晶載板凸塊整平機之侧視圖·, 弟4圖為根據本發明知/土每 之俯視圖’其中顯干車又署仏//\例之覆晶載板凸塊整平治具 substrate);,一、置於此具上之條狀載板體(dr ip ϋ ^方f If不根據本發明較佳實施例之覆晶載板凸 尾正十万法之實施步驟;以及Figure 1 is a flowchart showing the flip chip packaging process; Figure is a schematic side view showing die bonding; Figure 3 is a side view of a flip chip carrier bump leveler. Figure 4 is a picture of the chip according to the present invention. The top view of / 土 each ', where the dry car is also signed. // The example of the flip chip carrier plate leveling fixture (substrate); First, a strip carrier plate placed on this tool (dr ip 方 ^ square f If the implementation steps of the chip-on-chip bump tail plus 100,000 method according to a preferred embodiment of the present invention are not; and

第 6(a)與 6(b)BA-A 顆載板凸塊整平==顆栽板凸塊整平與本發明多 【符號元件說明】 1〇 凸塊整平機 11 輸入單元 12 整平機主體 13 輸出單元 之載板 之載板 14 凸塊待整平 15 凸塊經整平 16 晶片 17 載板 18 真空嘴6th (a) and 6 (b) BA-A Carrier board bump leveling == Plant board bump leveling is more relevant to the present invention [Symbol Element Description] 10 Bump leveler 11 Input unit 12 Rectification Flat machine body 13 Carrier board of output unit 14 The bump is to be leveled 15 The bump is leveled 16 Wafer 17 Carrier plate 18 Vacuum nozzle

200406866 第14頁 圖式簡單說明 19 錫 鉛 凸 塊 20 治 具 21 條 形 載 板 體 22 載 板 23 上 整 平 治 具 24 下 整 平 治 具 27 單 個 載 板 28 複 數 個 載 板200406866 Page 14 Brief description of drawings 19 Tin-lead bumps 20 Fixtures 21 Strip-shaped carrier body 22 Carrier plates 23 Upper flat fixtures 24 Lower flat fixtures 27 Single carrier plates 28 Multiple carrier plates

Claims (1)

200406866 /n、申凊專利範圍 1 · 一種覆晶載板凸塊整平 其為平板長方行形形狀、 非金屬製成,其上設有一 於容納條形載板體,在凹 結構’將須整平之下方去 較小’則可在一個治具上 一伤可提供下壓頭上升以 其特徵為 該治具可依據其相對應條 2 ·如申請專利範圍第!項 若其材料為包括不銹鋼 機械加工方式製成;若其 該治具可以機械加工方式 成0 所用之治具, 厚度約為0·1-2公分,由金屬或 或多個凹槽,此等凹槽之目的在 槽内依據條形載板體内部之排列 除,若此條形載板體之外部形狀 製作多個凹槽,而此治具之摟空 進行整平, 形載板體所須尺寸與形狀製成。 之治具,其中 、鋁合金等金屬,則該治具可以 材料為以塑膠為主之非金屬,則 衣成、或以射出成形之方式製 3 ·如申請專利範圍第1項之治具,其中 該治具可依此整平製程中實際需求製成不同尺 以承載容納例如以9、12或16顆載板為單元所组成之^ ’ 載板體。 、、战之條形 4 ·如申请專利範圍第1項之治具,其中 可將該專治具堆疊。200406866 / n, Shen's patent scope 1 · A flip-chip carrier board bump leveling is a flat rectangular parallelepiped shape, made of non-metal, on which a bar-shaped carrier board body is accommodated, and the concave structure will be Must be leveled down to go smaller ', it can provide an injury on a jig, and it can provide a lower indenter to rise, which is characterized by the jig can be based on its corresponding article 2 · If the scope of patent application is the first! Xiang if its material is made of stainless steel machining; if the jig can be machined to 0, the thickness is about 0 · 1-2 cm, and it is made of metal or grooves, etc. The purpose of the groove is divided in the groove according to the internal arrangement of the strip carrier body. If the outer shape of the strip carrier body is made into multiple grooves, the emptying of the fixture is leveled. Must be made in size and shape. For fixtures, among them, aluminum alloy and other metals, the fixture can be made of non-metals mainly made of plastic, then made into clothing, or made by injection molding. 3 · If the fixture in the first scope of the patent application, The jig can be made into different scales according to the actual needs in this leveling process to carry and hold a carrier body composed of, for example, 9, 12, or 16 carrier boards. 、、 战 条条 4 · If the fixture in the scope of patent application No.1, the specialized fixture can be stacked. 200406866 六、申請專利範圍 5 ·如申請專利範圍第1項之治具,其中 該治具可重覆使用。 6· 一種覆晶載板凸塊整平所用之方法,包括以下步驟·· 將條形載板體(strip substrate)置放於治具上,其可 以人工用手置放,或以設備自動吸取置放; 在凡成上述置放之後,將治具連同載板移至適當之預 設定位置,以電荷耦合顯示器(CCD)進行對位; 在檢查對位正確後,將治具連同條形載板體移至整平 區段進行整平; 過程期間,首先將此治具與條形載板體移至第一 =位後,下整平製具上升將條形載板體頂起, 實施整^ 平、冶具下降直到與條形載板體接觸為止,以 原= ;過::後,將此等上下整平治具移回至 同其上所置:=移整:第步驟位:U本發明之治具連 個載板之整平;以及 弟一位置並停止,以便進行下一 重覆此整平過程,一古 塊均整平為止;缺 此條形載板體上所有载板上之凸 出,以人工方式;具連同條狀載板體-起排 次自動吸嘴將條形載板體取出。 如申請專利範圍第6項之方法,其中 第16頁 200406866 六、申請專利範圍 於該整平過程中,可依據實際須求將上下治具設定至各 種不同溫度,其範圍在25-2 50 °C之間,並可視實際須求設 定不同之壓力與壓力保持時間,其壓力範圍為Ο-ΐ OOOkgf , 以及 壓力保 持時間 範圍為0-10 秒。200406866 VI. Scope of patent application 5 • If the fixture of the first scope of patent application is applied, the fixture can be used repeatedly. 6. A method for leveling bumps of a flip chip carrier board, including the following steps: placing a strip substrate on a jig, which can be placed manually by hand, or automatically sucked by equipment Placement: After the above-mentioned placement, move the fixture and the carrier board to an appropriate pre-set position for alignment with a charge-coupled display (CCD); after checking the alignment, load the fixture with the bar The board is moved to the leveling section for leveling. During the process, the jig and the strip carrier are first moved to the first position, and the lower leveling tool is raised to lift the strip carrier. The leveling and smelting tools are lowered until they come into contact with the strip-shaped carrier body. The original =; after:: After that, move the upper and lower leveling fixtures to the same position as above: = shifting: step position: U The jig of the present invention is leveled with a carrier board; and the position is stopped in order to carry out the next repeat of this leveling process, until an ancient block is leveled; all of the carrier boards on the strip carrier board are missing. Projection, manual; with strip carrier plate-automatic nozzles for row loading Taken out. For example, the method of applying for item 6 of the patent scope, which is on page 16, 200406866. 6. During the leveling process, the upper and lower fixtures can be set to various temperatures according to actual requirements, with a range of 25-2 50 °. Between C, and according to actual requirements, different pressures and pressure holding times can be set, the pressure range is 0-ΐ OOOkgf, and the pressure holding time range is 0-10 seconds. 第17頁Page 17
TW092132056A 2003-11-14 2003-11-14 Fixture and method for leveling flip-chip substrate bump TWI223373B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW092132056A TWI223373B (en) 2003-11-14 2003-11-14 Fixture and method for leveling flip-chip substrate bump

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW092132056A TWI223373B (en) 2003-11-14 2003-11-14 Fixture and method for leveling flip-chip substrate bump

Publications (2)

Publication Number Publication Date
TW200406866A true TW200406866A (en) 2004-05-01
TWI223373B TWI223373B (en) 2004-11-01

Family

ID=34546519

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092132056A TWI223373B (en) 2003-11-14 2003-11-14 Fixture and method for leveling flip-chip substrate bump

Country Status (1)

Country Link
TW (1) TWI223373B (en)

Also Published As

Publication number Publication date
TWI223373B (en) 2004-11-01

Similar Documents

Publication Publication Date Title
TWI430374B (en) Thermal compress bonding
US8317077B2 (en) Thermal compressive bonding with separate die-attach and reflow processes
US10020286B2 (en) Package on package devices and methods of packaging semiconductor dies
US8278142B2 (en) Combined metallic bonding and molding for electronic assemblies including void-reduced underfill
TWI523121B (en) Bonding method and bonding apparatus
US10950572B2 (en) Die bonder and methods of using the same
US8177862B2 (en) Thermal compressive bond head
WO2012068762A1 (en) Ic chip package of sip system integration level and manufacturing method thereof
US9985013B2 (en) Package-on-package structure and methods for forming the same
US8900922B2 (en) Fine-pitch package-on-package structures and methods for forming the same
US8616433B2 (en) Forming low stress joints using thermal compress bonding
TW201705321A (en) Method for manufacturing semiconductor device
US8609462B2 (en) Methods for forming 3DIC package
US20140103522A1 (en) Semiconductor substrate, semiconductor device, and method of manfacturing semiconductor substrate
US8354298B2 (en) Semiconductor device and manufacturing method of a semiconductor device
US8440503B1 (en) Methods for performing reflow in bonding processes
Abdullah et al. Die attach capability on ultra thin wafer thickness for power semiconductor
TW200406866A (en) Fixture and method for leveling flip-chip substrate bump
JP5054954B2 (en) Manufacturing method of semiconductor device
TWI484546B (en) Flip-chip bonding process for compensating die thickness
Kiyono et al. Consideration of chip circuit damage on DCS-FBGA packages
TWI473185B (en) Work bench
CN113178395A (en) Multilayer stacked module interlayer interconnection process
TW200845357A (en) Chip-stacked package structure
CN117672868A (en) Semiconductor structure and forming method thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees