SU767768A1 - Interface - Google Patents

Description

(54) PAIRING DEVICE

R

The device relates to computing and is intended to interface the computing means.

A interface device is known which contains amplitude limiters jl.

The disadvantage of this device is that it is not possible to match signals over a wide range of voltages.

The closest technical solution to the invention of the "First" is a Conjugation device containing a voltage divider connected to the first and second limiting elements, the normalizing element and the third limiting element 22.

The disadvantage of such a device is its complexity.

The purpose of the invention is device control.

The goal is achieved in that the device comprises an inverter connected in series, a first switching element and a first element

delays, trigger, second switching element, second delay element whose input is connected to the output of the normalizing element and the first trigger input, output to the second trigger input, inputs of the normalizing element are connected respectively to the output and input of the first delay element, voltage divider output It is connected to the input of the inverter and another input to the first com- mutational unit, the second switching element is connected to the limiting elements.

The block diagram of the device is shown in the drawing.

15

The device contains a voltage divider 1, an inverter 2, the first switching element 3, the first 4 delays, the normalizing element 5, the second element 6.delay, the second limiting element 7, the second switching 8, the third limiting element 9, the first limiting element 10, the trigger eleven.

3.767768

The device works as follows: Formula

zom. The input of the voltage divider 1 receives a pulse signal of arbitrary frequency and amplitude. From the last output, the specified signal is generated by the limiting elements 7, 9, 1 O and the second switching element 8. Then, depending on polarity, the specified signal is either fed directly to the input of the first element 4 delays, or through the inverter 2 and the first switching element. 3 to the input of the normalizing element 5. The output of the first element 4 is delayed; the signal is received at the inverting input of the normalizing element 5. The normalized signal from the output of the last element arrives at. the input of the second delay element 6, and the input of the trigger 11. From the output of the second delay element 6, the delayed signal passes to another input of the And trigger, which forms the output signal. The use of the invention provides a conjugation of a potential signal of arbitrary frequency and a conversion of arbitrary duration of the input signal HiaJia to normalized and adjustable.

of the invention, the interface device comprising a voltage divider connected to the first and second limiting elements, the normalizing element and the third limiting element, is so that, in the simplification device of the device, it contains a series-connected inverter, the first switching element and the first delay element, the trigger, the second switching element, the second delay element, whose input is connected to the output of the normalizing element and the first trigger input, the output to the second trigger input, but inputs The element is connected.; respectively, with the output and input of the first delay element, the output of the divider is connected to the input of the inver. torus and another input of the first switching., the second switching element is connected to the restrictive, elements. . . Sources of information taken into account in the examination of 1- Journal of Instruments and equipment. Experiment, 1976, № 2, p. 75-77. 2. Patent of France No. 224487, cl. G06 F 13/00, 1975.

Claims (1)

claims An interface device comprising a voltage divider connected to the first and second limiting elements, a normalizing element and a third limiting element, and furthermore, in order to simplify the device, it contains a series-connected inverter, the first a switching element and a first delay element, a trigger, a second switching element, a second delay element, the input of which is connected to the output of the normalizing element 15 and the first input of the trigger, the output - to the second input of the trigger, the normalizing inputs element are respectively connected to output and input of the first delay element, the voltage divider output coupled to an input Inver. torus and another input of the first switching element, the second switching element is connected with restrictive elements.