SU1569992A1 - Coder - Google Patents

Abstract

The invention relates to computing and can be used to construct the encoders of the normalization code. The invention allows for the design of encoders to reduce the number of logical elements that are their constituent parts, while the functionality of the encoders remain unchanged. The encoder contains a block of 1 encryption of the direct code, the first and second decoders 2 and 5 of the boundary of zeros, the element And 3 and block 4 of the encryption of the inverse code. Decoders 2 and 5, the zeros of the boundaries contain four AND-NOT 11-14 elements each. The direct code encryption unit 1 contains three AND-15 elements 17. The encryption unit 4 of the inverse code contains two AND-NOT elements 18 and 19. 3 .P. f-ly, 1 ill.

Description

ten

SP

About this and that

i The invention relates to computing and can be used to build the encoders of the Jormalization code.

The aim of the invention is to simplify the encoder.

The drawing shows the functional scheme of the encoder.

The encoder contains a direct code encryption block, the first decoder 2 (zero boundaries, the IZ element, the inverse code digit block 4, the second decoder 5 bounds of zeros. The diagram denotes the high 6 and low 7 information inputs, block 8 input, the first 9 and the second MOT encoder outputs.

Decoders 2 and 5 zeros of boundaries Contain the first to fourth elements of AND-NE.11-14 "Block 1 of the encryption of the direct code contains the first to third elements of X-NE 15-17" Block 4 of the encryption of the inverse code contains the first to second elements of AND - NOT 18 and 19.

Decoders 2 and 5 are designed to form a sign of zero on their second outputs or to fix the last (rightmost) zero in the i-roll of zeros set in the extreme left bits of the information output of the decoders 2 and 5, i.e., on the 1st ( , 1,0 „„) the decrypter 2 output output (5) forms a logical 10, if at all bits of the information input of the decoder 2 (5), starting from the leftmost and ending i, logical 1 is set, encoding zeros .

Block 1 is designed to encrypt the forward code of the number of zeros on the left, set to the information input of the decoder 2, and for transit transmission with inverting the code from the output of the block 4 "

Unit 4 is designed to encrypt the inverse (reverse) code of the number of zeros on the left, installed on the information input of the decoder 5, without taking into account the rightmost bit

The encoder functions as follows.

In the initial state, the analyzed binary code is set at the inputs 6-1. At output 9, the code of the sign of the equality of the code at input 6 and 7 is zero (logical 1, if Inputs 6 and 7 is set to 1 to 1 or logical O, if at least

0

five

one of the inputs of the 6 and 7 is set to logical O). In this case, zero in each bit of inputs 6 and 1 is encoded logical 1.

If a blocking code, logical O, is set at input 8, then a single code is set at output 10 If logical 1 is set at input 8, then a code for the number of zeros on the left of the bits of inputs 6 and 7 is formed at output 10 without considering the code at the right-most bit. input 7.

The operation of the encoder can be explained by two examples.

Logic 1 is installed at input 8, and code 1110ХХХХ and 1111110Х is installed at inputs 6 and 7.

With the code 111QXXXX, the output 10 forms a code 011, i.e. equal to 3, which corresponds to the number of logical 1 on the left to the first logical O in the code at inputs 6 and 7 With the code 111111ОХ at output 10. code 110 is generated, i.e. equal

Id (I

about .

0

five

ABOUT

five

0

five

Claims (4)

Invention Formula one . The encoder contains the direct code encryption unit and the first zero boundary decoder, the first outputs of which are connected to the corresponding first inputs of the direct code encryption unit, the second input of the direct code encryption unit is different, in order to simplify the encoder, An element I, an encryption block of the inverse code and a second decoder of the zero boundary are entered into it, the first outputs of which are connected to the corresponding first inputs of the encryption block of the inverse code whose outputs are connected according The third inputs of the forward code encryption block, the second output of the first zero boundary decoder are connected to the second input of the inverse code encryption block and the first input of the And element, the second output of the second zero boundary decoder is connected to the second input of the And element, the output of which is the first output the encoder, the inputs of the first and second decoders of the zero boundary are respectively the high and low information inputs of the encoder, the outputs of the direct code encryption unit are the second output of the encoder. 2. the performer pop. 1, characterized in that the zeroth border decoder is made on AND-NES elements, the first input of the first NAND element is combined with the first inputs of the second, third and fourth AND-NES elements and is the first input of the decoder, the second input of the second AND-NEA element combined with the second inputs of the third and fourth AND-NOT elements and is the second input of the decoder, the third input of the third AND-NOT connected to the third input of the fourth AND-NOT element and is the third input of the decoder, the fourth input of the fourth AND-NOT element is fourth the input of the decoder, the inverse output of the fourth element AND-NOT connected to the second input of the first element AND-NOT, the third input of the second AND-NOT element and the fourth input of the third h-HE element, the inverse output of which is connected to the third input of the first element AND- NOT and with the fourth input, the second NAND element, the inverse output of which is connected to the fourth input of the first NAND element, the inverse outputs of the first to the fourth AND AND elements are the corresponding first decoder outputs, the forward output 0 5 o 0 five AND-NOT is the second output of the decoder. 3. The encoder according to claim 1, characterized in that the direct code encryption unit is executed on the NAND elements whose outputs are the outputs of the block, the first inputs of the first, second and third elements of NAND and the combined second inputs of the first and second elements AND-NOT are the corresponding first inputs of the block, the second input of the third AND-NO element is combined with the third inputs of the first and second AND-NOT elements and is the second input of the block, the fourth inputs of the first and second AND-NOT elements are the corresponding third inputs. - dami block. 4. The encrypter according to claim. Characterized in that the inverse code encryption unit is executed on the AND-NOT elements whose outputs are the outputs of the block, the first inputs of the first and second AND-NOT elements are the corresponding first inputs of the block, the second input of the first AND element Is NOT combined with the second input of the second NAND element and is the second input of the block.