SU1569888A1 - Device for record and reproduction of binary information on magnetic tape - Google Patents

Abstract

The invention is intended to accumulate information and reduces the error in recording-reproducing binary information while reducing the frequency band of the recording-reproduction path. For this, the recording and reproducing blocks, the information processing block are multichannel, the last of which are connected through the adder to the switch inputs, and each channel of the recording block contains a pulse shaper, a memory block and an encoder, each channel of the playback block contains a series-connected notch filter and a phase shifter , and each information processing block contains a comparison interval generator, unit and zero code selectors, a frequency divider, a memory block, a pulse generator, and an element t OR. This allows using any tape recorder with at least two recording / playback channels to accurately record binary information on a magnetic tape. 4 il.

Description

The invention relates to the accumulation of information, namely, devices for recording and reproducing on magnetic tapes /

The purpose of the invention is to reduce the error of recording-reproducing binary information while reducing the frequency band of the recording-reproduction path.

Figures 1-4 show block diagrams of a device for recording and reproducing binary information on a magnetic tape of a device storage unit and timing diagrams of their operation, respectively.

A device for recording and reproducing binary information on a magnetic tape contains a tape recorder 1 connected by inputs to the outputs of recording unit 2 and outputs to the inputs of playback unit 3 connected by outputs to the perg, g /, inputs of information processing unit 4, switch 5, outputted to outputs bus 6, rappler 10 pulses connected by an input to the first control bus 8 and outputs to the first inputs of a recording unit 2 connected by second inputs to the bus 9 of information, phase shifter 10 drivers 11 and 12 pulses, sums Ator 13, first and second blocks 14 and 15 of memory, frequency divider 16 connected by input to; bus 17 synchronization and the third inputs of the bpock 3 recording and output to the fourth pass of the block 3 recording

A device for recording and reproducing binary information on. the tape also contains the second control

cl

about

4D

oa

bus 18 connected to the fifth inputs of the recording unit 3, the first and second signal generators 19 and 20. Blocks 2-4 of recording, reproducing and processing information are made multi-channel, adder 13 is connected by one input to the first and second outputs of each channel of information processing unit 4 and outputs to the inputs of switch 5 connected by information input to bus 9 of information, synchronizing input to bus 17 synchronization and gate input - with the first control bus 8. Each channel of the recording block 2 contains a block

14, a encoder 21 and a pulse shaper 11, each channel of the playback unit 3 comprises a series-connected notch filter 22, whose input is one of the inputs of the playback unit 3, and a phase shifter 10, the output of which. is one of the outputs of playback unit 3, and each channel of information processing unit 4 contains a compiler of 23 comparison intervals connected by the first and second inputs to the corresponding first and second inputs of information processing unit 4, a unit code selector 24, a zero code selector 25 connected inputs to the first input of the imager 23 comparison intervals and second inputs to its output, a frequency divider 26 connected by the input to the output of the unit code selector 24, an OR element 27 connected by the first input to the output of the village a code 25 zero, a pulse former 12 connected by a first input to a corresponding third input of information processing unit 4, and a memory block 15 connected by a first input to the output of frequency divider 26 and a second input of element OR 27, the second input to output of element OR 27 and the second input of the driver 12 pulses, the third input to the first input of the driver 12 pulses and the fourth input to the output of the driver 12 pulses. Moreover, the first signal generator 19 is connected by an output to interconnected second inputs of information processing unit 4, the second signal generator 20 is connected by output to interconnected third inputs of information processing unit 4 and other inputs of adder 13. Block outputs

The 15 slots and pulse generator 12 of each channel of information processing unit 4 are the first and second outputs of information processing unit 4. In each channel of the recording unit 2, an encoder 21 is connected by an output to an output of a recording unit 2, a pulse shaper 11 is connected by a first input to the first inputs of a memory block 14 and a recording block 2, a second input to a first input of the encoder 21, a second input of a memory block 14 and the fourth entrance

a recording unit 2 connected by a second input to a third input of a memory unit 14 connected by a fourth input to the output of the driver 11 pulses and the second input of the encoder 21. The latter is connected

0 by the third input to the corresponding 5th input of recording unit 2, the fourth input to the 5th input of memory 14 and the corresponding third input of recording 2 and the fifth input to the output of memory 14.

5Blocks 14 and 15 of memory include

the first element is AND 28, the second element is AND 29, the second element is OR 30, the third element is AND 31, the rear edge selection circuit 32, the first element is NOT 33, the third element

0 OR 34, the front-edge allocation circuit 35, the binary counter 36 of the number 96, the random access memory 37 (RAM) and the second element HE 38.

A device for recording and reproducing binary information on a mannip tape works as follows.

The Strobe signal (Fig. 4a) with a duration of 96 Tai-th pulses (Fig. 36) is applied and the input of the distributor 7 pulses. From its outputs, the gates arrive at block 2 of the record, their diagrams are shown in FIG. 46, Whig. A frequency divider 16, to the input of which clock pulses are applied (FIG. 36), supplies them to recording unit 2 in the form shown in

5 figs, Sv. A shaper 11 pulses, to the input of which gates are sent from the distributor 7 pulses and from the divider 16, the frequency forms a resolution gate with a duration of 96 divided clock pulses:

0 (Fig. 4e), which is fed directly to memory block 14 and encoder 21.

The write memory unit 14 is shown in FIG. 2. From the output of the first element NOT 3, the counter number 9 is reset.

5 (36), and from its output the addresses of RAM 37 are filled in a parallel binary --- code. Information from the output of the first element And 28 comes in the direct code to the information input of the RAM 37, the signals to

0 clock and control inputs of the RAM 37 are received respectively from the allocation of the rear edge 32 and the second element OR 30. From the output of the RAM 37, the doubled information (Fig. Back) is fed to the input

5 encoder 21.

The encoder 21 serves to encode information on the frequency basis and bring it into a form suitable for recording on a tape recorder. The encoder 21 provides information encoded on a frequency basis (Fig. 3g) when the logic level of the recording pulse is applied. Information is recorded on three channels of a multichannel tape recorder 1 during the time of action of the strobes, their relative position, respectively, along the channels, is shown in FIG. 4e, f and g.

From the output of the tape recorder 1, the information modulated by the pilot signal is fed to the playback unit 3. Consider the operation of one first channel, since the operation of the other two is similar. Information from the tape recorder 1. has the form shown in FIG. Ze is fed to a notch filter 22, where the frequency of the pilot signal is suppressed.

Then the information signal passes through the phase shifter 10, where to match the Phase with the original (Fig. 3g), it either remains in its original form or is inverted. The information signals from the output of the playback unit 3 as a signal (Fig. 3g) are sent to the compiler of the 23 comparison intervals, the selector 25 of the zero code, the selector 2 of the unit code and simultaneously closes the counter of the number 32.

After the passage of 32 clock cycles, a comparison interval gate (Fig. 3) is selected, equal to 32 clock pulses of the generator 19 of a fixed frequency v, respectively, one and a half hours longer than the length of the input clock pulses (Fig. 36), which is fed to the code zero selector 25 and the selector 24 unit codes

The code of the unit (Fig. 3i) is supplied to frequency div 26 of frequency 26 with a ratio of 2. The divided code of the unit (Fig. 3k) is fed to the input of the IMI 27 element and to the blink 15 of the memory of play. At the output of the element OR 27, the two codes add up and form the playback cycles of the second frequency. arriving at block 15 of the playback memory.

At the output of the pulse former 12, a strobe is generated for a long time ft 96 clock pulses (Fig. 4i). The signal generator 20 is a self-oscillating multivibrator. It produces pulses with a duty cycle of 2 of the same frequency as the input clock (Fig. 36), which, in addition to the generator 12, reproduces the first frequency to the information processing unit 4 and the adder 13. Thus, a strobe with a duration of 96 clock pulses is formed ( Fig. 4i) which passes to the playback memory block 15 and the adder 13,

The double-sealed information from the output of the memory block 15 is shown in (FIG. 3H),

is supplied to the adder 13. The clock pulses are connected in the adder 13 at one point and fed to the switch 5.

When a pulse impulse signal is transmitted by a logical unit, the output of switch 5 contains "act pulses, scoop and information transmitted through a recorder and reproducing binary information on a magnetic tape,

0 and when this pulse is applied, the logical ones need to - the signals are received -. Q ..- mine device.

Claims (1)

Claim device 1 and producing: -5 no binary information on a magnetic tape containing a memory ;, connected by inputs to the output by recording, recording outputs to the inputs of a peckin reproducing unit, output. first 0 inputs for processing. A zzp switch connected to the outputs on the output, distributing-pi; - m: tulsos, connected by the input to -; pg LRLYa-shinpy n output MI--; g; pair entrances. 5 b;:, records, connected: -);. zhod gchuM. ; bus information, l y p site1-, od | 1 - | p1) in, tteli pulses, CH-t -.r-тm. P. ne; fit.lii AND PURA BLOCK -YY ;, m- D ..-: 0: whose IOG- 1 O I.: and OD KL YN S N O O,; S.: - К 111 /. 0 i / ii chronizacin;) ipe ;; -: i -; -d .d h-1: -. luv AND .- EXIT :: r.i GH./;,1 PLCs, and the second control-TVL) ..,.:,:,. i. ci ;. (:: iHVlO WITH FIFTH INCLUDING -: And blocks (.h. different with tiensio 5 reduce the error zagit.1 -th. G-ooizpe depi binary information wm and pedvna first and second Gens-rosr signalosis, recording, Bocrip;) ii3r-if; /). EHH -i i-processing and BbirsoiHCiis information; 111: about. ;. c / 0 m, the adder is connected by one input; with the first and second outputs of each channel, the information processing block and outputs to the switch inputs, connect-south :. ; - :, by the informational entrance with the bus of information, 5 sync input - with sync bus and strobe / i in (.) / (Ohms from the first control bus np: i this channel of each recording unit contains a memory block, a decoder and a driver 0 pulses, each channel of the playback unit contains a series-connected notch filter, the input of which is one of the inputs of the playback unit, and a phase shifter, the output of which 5 is one of the outputs of the block ;. playback, and each channel of the information processing unit contains an interval compiler. connected by the first and second inputs to the corresponding first and second inputs of the information processing unit, the unit code selector, the zero code selector, connected by the first inputs to the first input of the comparison interval generator and the second inputs to its output, a frequency divider connected by input to the output of the unit code selector, the OR element connected by the first input with the output of the code zero selector, the pulse driver connected by the first input to the corresponding third input of the information processing unit, and the memory block connected The first input to the output of the frequency divider and the second input of the OR element, the second input to the output of the OR element and the second input of the pulse driver, the third input to the first input of the pulse driver and the fourth input of the pulse driver, the first generator of the signals connected to the output of the connected the second inputs of the information processing unit, the second signal generator is connected to the output connected to each other - ten 15 20 the third inputs of the information processing unit and other inputs of the adder, the outputs of the memory unit and the pulse generator of each channel of the information processing unit are the first and second outputs of the information processing unit, and on each channel of the recording unit the encoder is connected to the output of the recording unit output, the pulse shaper connected by the first input to the first inputs of the memory unit and the recording unit, the second input to the first input of the encoder, the second input of the memory unit and the fourth input of the recording unit connected by the second input to the third input the house of the memory unit connected by the fourth input to the output of the Pulse generator and the second input of the decoder connected by the third input to the corresponding fifth input of the recording unit, the fourth input to the fifth input of the memory unit and the corresponding third input of the recording unit and the fifth input to the output memory block. 3-u and U u u u U u lj u TGTG LJLJLJLJ LJLJLJ U U II IlULJULJ ITUTJ W W I / X AND J F IT U TGTG Ljljlj ITUTJ j UU LJ LJUUUU LJUU TTU UiJUUUUUUUUUUUU e L Z zficb 8886931 pp Iz11 CPU ."P"." Yui one. I R L .... . - c. .. ... g:; .. 1 r; r;: i i .1ГЛ “GJYaesak tps. O and ag-gv -.-.-..-.-- g. -; i. “-, 1 -j. ------ .jr.-j -: - -. : - l jpr.ittEn.t. - l.j, L JLX ..- 1.Г i .1 ... 11 ....... LЈ..l.L pp yu metom i.-v t  t I i .1ГЛ.