SU1532958A1 - Device for reception and processing of information - Google Patents

Abstract

The invention relates to computing and can be used in telemetry systems. The purpose of the invention is to increase the reliability of the processed information. The device contains information channels 1, read signal generators 2, comparison unit 3, memory block 4. The device receives in parallel channels of the same type of information, combines it in time and performs joint processing of the entire array of received information. 4 il.

Description

1

The invention relates to computing technology and can be used in telemetry systems.

The purpose of the invention is to increase the reliability of the processed information.

FIG. 1 shows a structured with |: device heme; in fig. 2 is a functional diagram of the information channel; FIG. 3 - a functional block diagram of the memory; in fig. 4 is a functional diagram of the read signal generator.

The device (Fig. 1) contains information channels 1, read signal generators 2, comparison unit 3 consisting of majority elements 3 (,, 3, memory block 4).

The information channel 1 (Fig. 2) contains a block of 5 clock synchronization, a counter b, a delay element 7,

Yu counters,

decoders 8, ..., 8h,

. , ..., 9П, keys 10,, v, n,

| block 11 registers, output register 12, decoder 13, element OR 14. Register block 11 contains register 15P, keys 16 (

ry 15 (, .. 16P.

Memory block 4 (FIG. 3) consists of a register 17, a delay element 18, a pulse former 19, And 20.20 elements.

The shaper 2 of the read signals (Fig. 4) consists of a register on the flip-flops 21,, 21, element I 22, and the shaper 23 pulses. The device works as follows.

There are magnetic tapes with the recording of telemetry information at the receiving stations that carry out the reception and recording of information from one onboard device of the test aircraft in one time interval in order to increase the reliability of receiving information by implementing diversity reception methods (for example, by direction, by frequency, by sex or redundancy (backup), as a means of increasing the reliability of the task.

The information on each tape has its own errors and faults associated with reception interference. To eliminate these errors and failures and to obtain a generalized array of telemetric information having a higher reliability than information

five

0

five

0

five

0

five

0

five

registered with each receiving station, it is required to conduct a joint processing of the initial information. In order to ensure such joint processing of information, it is necessary to combine the information reproduced from the original magnetic tapes in time. At the same time, information with frame accuracy (one and the same frame number) is combined in time by setting the magnetic tapes to their original state on reproducing magnetic storage devices and triggering them synchronously.

Information signals from magnetic tapes of pre-registration stations come to information channels 1. Signals of information bits and frame signal (frame sign, frame marker) are fed to inputs of block 11 of registers, clock synchronization signals of words are fed to input of block 5 clocks, and the frame signal also arrives at the second input of the counter 6. The clock clock pulses from the output of block 5 are fed to the inputs of the delay element 7 and counter 6. The counter b counts the words entering the information channel. The bits of the information about the number of words from the output of counter 6 are fed to the inputs of the decoders 8. Under the action of pulses from the output of block 5 passing through delay element 7 to the first input of block 11, to block 11 registers the signals in the parallel binary code to the inputs of block 11, as well as the shift in block 11 of the previously recorded words by one register.

Decoders 8, ..., 8 decrypt the signals of information about the number of words. Each decrypts the information signals of only one word of the frame. The number of decoders corresponds to the number of words in the frame. "Decoders 8 at the time of operation (decoding) form a pulse that triggers the corresponding counter 9, ..., 9ft, which counts the pulses from the output of delay element 7 Thus, each counter counts in which of the registers 15, ..., 15P of block 11, starting from the first register, the corresponding word is found. In addition, the impulse from the output of the decoders 8 ,,, ..., 8rt goes to you

the progress of the information channel and further to the formers 2 of the information read signal. After receiving in each information channel of the word of the same name, the corresponding driver 2 generates a read enable signal. Under the action of this signal (pulse), one of the keys 10 ,, is opened. .., Rn and the signals of the information about the register number of the block 11, in which the information of the corresponding selectable word is located, passes through the public key 10 to the input of the decoder 13. At the corresponding output of the decoder 13 a signal appears that goes to the corresponding input of the block 11 and opens the corresponding key 16t, ..., 16. Thus, the bits of information from block 11 are sent to the inputs of output register 12. Under the action of a pulse from the output of blocks 2 passing through an OR 14 element to the second input of register 12, a record is made in the register p 12 signals of bits of information acting on its first input. In this way, overlap in time of simultaneous words read from different magnetic tapes is provided.

Signals of the information bits and the frame feature are output from the information channels 1 via the output bus and are fed to the input of the comparison unit 3. In block 3, a comparison is made of a bitwise comparison of the same words by the majority 3, ..., 3m elements. At the output of each of the majority element 3,, ..., ЗЖ the final reliable result of the discharge of the words of the formed single array of the selected parameters is formed.

Signals from the output of block 3 are fed to the input of block 4 of memory. Under the action of a pulse from one of the OR 14 elements arriving at the control input of block 4, the latter (Fig. 3) records in register 17 the value of bits acting on its signal inputs. Then shaper 19 generates a pulse, which is fed to the inputs of elements AND 20 and thereby provides a serial polling of the outputs of register 17. Signals from the outputs of elements AND 20 correspond to the values of information

5329586

bits and feature of the frame, and from the output of the former 19 - to the clock synchronization signals of words.

Shaper 2 readout signal (Fig. 4) works as follows.

At its inputs, connected to the inputs of the flip-flops 21, impulses are received from the outputs of the information channels 1, which set a high potential at the output of the flip-flops 21 connected to the inputs of the element And 22. Words of the same name do not enter information channels 1 at the same time. Therefore, the pulses from the information outputs 1,2, ..., 3 channels to the inputs of the formers 2 (5, ..., 6) corresponding to the same words also

20 arrival of t at the same time. Triggers 21 memorize the arrival of pulses at their inputs. By establishing a high potential at the outputs of all the flip-flops 21 at the input of the element 22, the high potential is also set. On the rising edge of the signal level at the output of the AND 22 element, the shaper 23 generates a pulse, which is output and returns triggers.

30 21 to the initial state. With the arrival of pulses at the inputs of the flip-flops 21, the operation cycle is repeated.

five

Claims (1)

Invention Formula A device for receiving and processing information, containing information channels, each of which contains a block of clock synchronization, output Which Q is connected to the first input of the first counter and through the delay element to the first inputs of the block of registers and the second counters, the outputs of the latter are connected to the signal with the inputs of the corresponding keys, the outputs of which are connected to the inputs of the first decoder, the outputs of which are connected to the second inputs of the register block, the outputs of which are connected to the first inputs of the register, the control input of each key is combined with the same input of the OR element, the output of which is connected to the second input of the register , the outputs of the read signal conditioners are connected to the control inputs of the same keys of each information channel, the input of the clock synchronization unit and the second input of the first counter of each of and n0 five The information channels are the synchronization inputs of the device, the third inputs of the information channel register block are information inputs of the device, characterized in that, in order to increase the reliability of information processing, a comparison block and a block are entered, the second decoders are inserted into each information channel the outputs of the first counter are connected to the inputs of the second decoders, the outputs of which are connected to the second input of the corresponding second counter, the fourth five the register input is combined with the second input of the first counter, the outputs of the second information channel decoders are connected to the corresponding input of the read signal conditioners, the outputs of the information channel registers are connected to the corresponding inputs of the comparison unit, the outputs of which are connected to the first inputs of the memory block whose outputs are the outputs of the device the output of the OR element of one of the information channels is connected to the second input of the memory block. Fa.I Fsch