SU1434557A1 - Device for switching data transmission channels - Google Patents

Abstract

The invention relates to telecommunications. The purpose of the invention is to reduce the switching time. The device for switching data channels contains block 1 of reception channels, information, block 2 of call analysis, block 5 of switching channels, block 6 of control, block 7 of information transfer channels, block 9 of conjugation. In the device entered block 3 analysis of the subscriber,. containing receivers 11 and subscriber condition analyzers 12, 4 clock series shaper containing r-13 and frequency divider 14, block 8 and processing of code signals, containing shipment 18 code messages and transmitter 19. When the device is operating Similar devices in the data transmission network can receive the following types of information via the data receiving and transmitting channels: data call, send code message. The data subscriber is free. Subscriber is busy. In the device, shaper 18 cyclically generates one of two types of code messages, the subscriber is busy, the subscriber is free. 3 il. (L

Description

W

ate

ate

The invention relates to telecommunications and can be used in a danivps transmission network.

The purpose of the invention is to reduce the switching time.

FIG. 1 shows a structural electrical device of the proposed device; in fig. 2 and 3 ° structural electrical circuit.

The device for switching data transmission channels contains a block 1 channel for receiving information, a block 2 call analysis, a block 3 analyzing a subscriber’s condition, a shaper 4 clock series a channel switching block 5, a block 6 of control, a block 7 of information transfer channels, a block 8 of generation and code signal transmissions and a conjugation block 9.

The call analysis block contains call analysis 10. The subscriber state analysis block contains receivers 11 and subscriber state analyzers 12. Shaper clock series contains a generator 13 and a divider 14 frequency. The control unit contains a call entry and blocking unit 15, a delay element 16 and a data transfer register 17. The code signal generation and transmission unit contains the shaper 18 of code parcels and transmissions 19. The interface unit contains the subscriber status register 20, the decoder 21 commands and the node 22 of the implementation elements of the interface agglomerate. The shaper of the parcels contains the element OR 23, the shift register 24, the element AND 25, the element AND-OR 26 and the element 27 of addition modulo K.

Each subscriber condition analyzer contains, front edge element 28, modulo K addition elements 29. and 30, synchronizer 31, shift register 32 and equivalence elements 33 and 34.

The device works as follows.

When a device operates with similar devices in a data network, the following types of information may be received via the data receiving and transmitting channels: data call, data transfer message, code messages, the subscriber is free, the subscriber is busy.

In the mode of receiving data, the device operates as follows.

When receiving data on any channel in the initial part of the message

It sends a call for data transmission in the form of pulses of one frequency, generated by the transmission equipment and subscriber data (ADF) (not shown).

A call to transmit data through receiver 11 is analyzed by the call analyzer 10 of the corresponding information receiving channel.

0 The analyzer 10 call subscriber is made, for example, in the form of a bandpass filter with an appropriate amplifier and integrator (not shown). In the case of determining the call for transmitting data, signal 1 through the node 15 for recording and blocking the call is written to the corresponding bit of data transfer register 17.

0 Writing is possible only if there is no state 1 in any of the bits of register 17 of data transfer. Otherwise, the entry is blocked by signal 1 from the output of register 17. Signal 1 of data transfer register 17 acts on an actuator (not shown), which connects the receive and transmit chains of the calling channel to the ADF. At the time of receiving or sending a message, the ADC generates a service signal, which is fed to the delay element 16. This signal, for a time longer than the delay element delay, sets all the bits in data transfer register 17 to O and determines the end of the reception or transmission of data. Delay element 16 provides A1C connection with a communication channel for a delay in the generation of service signals, signals accompanying the reception or transmission of data, as well as for the time of receiving and transmitting decisive feedback messages after the end of a transmission or reception of a message. Convent. The device conditioner 18 generates cyclically one of the two types of code poles the subscriber is busy and the subscriber is free. If at the moment

0 time, all bits of the data transfer register 17 are set to the O state (there is no data receiving or transmitting state), the shaper 18 forms a cyclic code send, the subscriber is free, which through the transmitter 19 and the switching unit 5 enters all the information transmission channels .

five

0

five

If data is received or transmitted (one of the bits of register 17 of data transmission in state 1), shaper 18 forms a cyclic code message, the subscriber is engaged, which through transmitter 19 enters all information channels except the channel connected to Ald

Messages arriving from the information receiving channels are fed through the receivers 11 to the subscriber condition analyzers 12. The decoded status signals are subscribed and the subscriber is

free from the outputs of the analyzers 12 subscriber states, as well as the state of the data transfer register 17 are recorded on the subscriber state register 20, where each direction of the communication is assigned certain bits

For data transmission from a computer device, it reads the state of the subscriber register 20, via the node 22 for implementing the interface algorithm, to the command decoder 21, the corresponding command, and thereby determines the presence of a free subscriber, the presence of a communication channel in the desired direction, and as well as the absence at the moment of receiving or transmitting data in other directions. Then, a message is sent to the data hardware (not shown) with the EVY for transmission, and a command for connecting the necessary communication direction to the ADF is entered into the device through the node 22 of the interface implementation elements. The decoder 21 commands to receive this command gives a signal to the node 15 for

carry and lock the record. In this case, state 1 is written to the corresponding register bit of data transfer register 17. Further operation of the device in the data transfer mode proceeds according to the algorithm described for the reception mode.

.: 50

The counting inputs of the t-bit shift register 24 are fed from the output of the driver of 4 clock frequencies by pulses F of the transmission frequency of the code feeds, which are used to continuously shift the recorded information. The inverted outputs of all m bits of the shift register 24 are connected to the inputs of the element 25. In the absence of state 1 at the output of each register bit 24 shift in its first time to

15

20

.

25 30

35

40

45

50

the row is written through the element S1I 23 from the output of the element AND 25 state 1.

Depending on the need to transmit the code, the subscriber is occupied, the subscriber is free, determined by the corresponding control signal from the output of the data transfer register 17, to one of the two common inputs of the AND 26 elements, an enabling signal is sent, which through the OR 26 elements to the input of the addition element modulo K connects one of the two groups of outputs of the shift register 24 (where K t). In the distance, as the pulses Fj shift to the first digit of the shift register 24 through the OR element 23 from the output of the adding element 27 modulo K, the O and 1 states are written in a certain sequence, forming at the output of the adding element 27 one of the code types busy or subscriber free.

The subscriber condition analyzer 12 operates as follows.

The code sequence signals the subscriber is occupied, the subscriber is free from the output of receiver 11 is fed to the edge selection element 28, and then to the input of the synchronizer 31. The synchronizer 31 provides for setting the phase of its own shift frequency in phase with the received signals. The counting input of the shift register 31 is supplied with signals whose frequency and phase corresponds to the frequency and phase of the received signals, and to the input of the input — signals of the received code sequences.

Due to the fact that the inputs of the elements 29 and 30 of the modulo K are connected to the same outputs of the bits of the shift register 31 as at the transmitting end, at the outputs of one of these

elements of the form) are coded after i

values, respectively, equivalent transmitted.

The subscriber's condition analysis is performed by elements of equivalence 33 and 34 by comparing code sequences from the output of receiver 11 and formed by adding elements 29 and 30 modulo K.

Claims (1)

Invention Formula A device for switching data transmission channels, comprising a block of information receiving channels, the output of which is connected to the first input of the channel switching unit, the second input of which is connected to the first output of the control unit and the first input of the interface unit, the output of which is connected to the first input of the control unit, the second input of which is connected to the output of the call analysis unit, the output of the channel switching unit is connected to the input of the information transmission channel unit, while the third input of the control unit is the control input of the device Arrangements whose signal inputs-outputs of which are the signal inputs-outputs of the channel switching unit, the matching inputs-outputs of the interface unit are the matching inputs-outputs of the device, characterized in that, in order to reduce the switching time, the processing and transmission unit - code signals, state analysis block abo d 345576 nentov and clock generator, the first output of which is connected to the first input of the subscriber's state analysis unit, the second input of which is connected to the first input of the channel switching unit, the third input of which is connected to the output of the generation and transmission unit of code signals, the first input of which is connected to the second output control unit, the fourth input of which is connected to the second output of the clock generator, the third output of which is connected to the first input of the call analysis unit, the second input of which is connected to the first course analysis unit local state, a second output connected to the second input interface unit, wherein the output of the fourth series of clock coupled to a second input of the code generation and transmission of signals. 15 20 2 ,,, Y 3 25 27 (Reg. 2  Rig.Z