SU1185584A1 - Signal period duration-to-d.c. voltage level converter - Google Patents

Abstract

CONVERTER DURATION PERIOD SIGNAL DC voltage level, comprising first and second sawtooth generator, a differentiating circuit and a full wave rectifier, and a differentiating circuit input coupled to the input bus and the output of the full-wave rectifier - to the output bus of the converter, characterized in that, with 1; the purpose of improving the accuracy of the conversion, a subtraction unit, a clock pulse generator and an inverter and a differentiating circuit connected in series are inserted into it, The inverter input is connected to the input of the first differentiating circuit, and the outputs of the first and second differentiating circuits, respectively, to the first inputs of the first and second sawtooth generators, respectively, the second inputs of the sawtooth generator, and the outputs of the sawtooth generator connected to the inputs of the subtraction unit, the output of which is connected to the input of a double-wave rectifier, and a gene (L ratiers of sawtooth voltage are made on Consequently, the connected counter and digital-to-analog converter, the R-inputs of the counters are the first inputs, and their synchronization inputs are the second inputs of the sawtooth generators, which are output from the output of the digital-to-analog converter. eo /

Description

I

The invention relates to radio engineering and can be used in demodulators of the pulse following period, frequency meters, automatic control systems.

The purpose of the invention is to improve the accuracy of conversion.

FIG. 1 shows a structural electrical circuit of the device i in FIG. 2 - device operation diagrams

The converter of the period of the signal period to the DC voltage level contains the first and second generators 1 and 2 of the sawtooth voltage, differentiating circuit 3 and full-wave rectifier 4, the input of the differentiating circuit 3 being connected to the input bus 5, and the output of the full-wave rectifier 4 from the output bus 6 converter, subtraction unit 7, a generator of 8 clock pulses and an inverter 9 and a differentiating circuit 10 connected in series, the inverter input 9 being connected to the input of the first differentiating circuit 3, and the output the first and second differentiating circuits 3 and 10, respectively, are connected to the first inputs of the first and second generator 1 and 2 of the sawtooth voltage, respectively, the second inputs of the generators 1 and 2 of the sawtooth voltage are connected to the output of the generator 8 clock pulses, and the outputs of the generators 1 and 2 of the sawtooth the voltages are connected to the inputs of the subtraction unit 7, the output of which is connected to the input of a two-way periodical rectifier 4, the generators 1 and 2 of the saw-tooth voltage being implemented on a series-connected counter 11 and a digital analogue vom converter (DAC) 12, S -Log counter 11 is first gets vhodmi and their inputs sinhronizirukntsie second inputs of generators 1 and 2, the ramp voltage output which is the output of the DAC.

55842

The converter of the duration of the signal period to the constant voltage level operates as follows. 5 Pulse input signal with

a duty cycle of two (Fig. 2 ") is fed to the generator 1. The sawtooth voltage through the first differential, chain 3 (Fig. 2 6) and

0 to another generator 2 sawtooth voltage through inverter 9 (Fig. 2B) and second differentiating circuit 10 (Fig. 2 ft.).

Pulses from the generator output 8

5 clock pulses are fed to the counting inputs of the sawtooth generator 11 counters, which carry out their counting.

Differentiated impulses

0 of positive polarity from the outputs of the first and second differentiating circuits 3 and 10 zero the counters 11. In this case, a sawtooth voltage is generated at the output of the D / A converter 12

5 of the step view (Fig. 2 and), shifted relative to each other by 90, which are mutually calculated using the subtraction unit 7. At the output of the subtraction unit 7, a pulse-shaped bipolar voltage of rectangular shape is formed (Fig. 2e), the amplitude of which is proportional to the duration of the period of the input signal.

The voltage envelope of this voltage, which is a post-voltage voltage, is formed by a two-wavelength rectifier. The speed is equal to half the period of the input signal.

Since the step voltage in both channels is formed from one generator of 8 clock pulses, its relative frequency instability does not have

influence on the accuracy of the conversion and on the stability of the characteristics of the converter compared to the prototype.

R

X 1Х1тш 1, f

T T G G

t li. to fc

g f g g

Y

Claims (1)

A SIGNAL PERIOD DURATION CONVERTER at a constant voltage level comprising a first and second sawtooth voltage generators, a differentiating circuit and a half-wave rectifier, the input of the differentiating circuit being connected to the input bus, and the output of the half-wave rectifier is different from the output bus of the converter In order to increase the accuracy of the conversion, a subtraction unit, a clock pulse generator and a series-connected inverter and a differentiating circuit are introduced into it, and the input the inverter is connected to the input of the first differentiating circuit, and the outputs of the first and second differentiating circuits, respectively, to the first inputs of the first and second sawtooth generators, respectively, the second inputs of the sawtooth generators are connected to the output of the clock generator, and the outputs of the sawtooth generators are connected to the inputs of the subtraction unit the output of which is connected to the input of a half-wave rectifier, and the sawtooth voltage generators are made in series with a single counter and digital-to-analog converter, the R-inputs of the counters are the first inputs, and their synchronizing inputs are the second inputs of the sawtooth voltage generators, the output of which is the output of the digital-to-analog converter. SU AND 185584 Fig 1