SU1096724A2 - Device for checking phase alternation of m-phase network - Google Patents

Abstract

1. DEVICE FOR CONTROL OF ALTERNATING PHASES OF T-PHASE NETWORK St. 1020E08 is applied so that, in order to expand its functionality by indicating the name of the phase of the break, it is additionally equipped with a pulse loss selector, whose input is connected to the output of the OR element, and the output is connected to an additional counting input ring counter. 2. The device according to claim 1, OTLI-. So that the output of the pulse selector selector is connected to the control output of the device.

Description

g

(ABOUT

WITH

. & n

N

L

about so

R

The invention relates to electrical engineering and can be used in multiphase networks for determining the name of phases, detecting the name of the turning phase, and also for protecting the load from phase loss.

According to the main author. St. No. 1020908 a device is known which contains for each phase a half driver and a front driver connected in series, an IL element whose inputs are connected to the front driver outputs, a ring counter and a decoder, the first inputs of which are connected to the front driver outputs and the second inputs to the ring ring outputs. the counter, the counting input of which is connected to the output of the OR element, while the depngfrator consists of m groups, each of which contains m AND elements, the first inputs of which in each group are combined The combined inputs of the m groups are connected respectively to the first inputs of the decoder, the second inputs of the elements of the same name and the m groups are combined and connected respectively to the second inputs of the decoder, and the outputs of the elements of the groups are connected to the outputs of the device.

In the known device, the i-th group of outputs corresponds to the 1st input (where i 1,2 ...), and the outputs of the group correspond to certain phases (the signal at the first output m is the phase a, the signal at the second output is B, the signal at the third output of the phase c).

In the case of phase loss, the sequence of pulses at the outputs of the group corresponding to the input of the breakage phase will be absent, i.e. This device allows you to define the input that will be missing phase 1.

However, it is impossible to identify the name of the disappeared phase (break phase) using a known device. For example, there was a break in the phase present at the input to. Then at the outputs of the group corresponding to the input c, there is no sequence of pulses, and at all the outputs of the other groups it will take place. Therefore, it is impossible to determine the names of the existing phases and the disappeared phase in the known device.

In addition, in the event of the disappearance of a phase, the possibility of the emergence of Signals on those fee outputs as before the phase disappears depends on the state of the ring counter. Therefore, when restoring the phase, phase names may change.

The known device also does not have the ability to protect the load from phase failure.

Thus, the known device has limited functionality.

The invention is an extension of the functionality of the device.

The goal is achieved by introducing a pulse disappear selector into the device for controlling the alternation of the phase phase network, the input of which is connected to the output of the OR element, and the output connected to an additional counting input of a ring counter.

In addition, the output of the pulse skip selector is connected to the control output of the device.

FIG. 1 shows a block diagram of the device, for a three-phase network ()) in FIG. 2-time diagrams. His work.

A device for coitrol alternation of phases of a t-phase network contains (FIGs shapers 1-3 half-makers, shapers 4-6 fronts, OR element 7, ring counter 8, decoder and selector-10 impulses-pulses Outputs of 1-3 half-shunders are connected respectively to vkhm shapers 4-6 edges, the outputs of which are connected to the inputs of the element OR 7 and the first inputs 11-13 of the decoder 9. The output of the element OR 7 is connected to the counting input 14 of the ring counter 8 and the input of the selector 10 of impulses. A counting input 15 of a ring counter 8, the outputs of which are connected to the second inputs 16-18 of the decoder 9. The inputs of the formers of the half-squares 1-3 are inputs A, B and C of the device. The decoder outputs 9 are grouped in three (generally in tons) Are the outputs of the device.

Ring counter 8 is designed to receive a sequence of pulses corresponding to the direct order of the phase rotation. The normal state of the counter is in the register is only one.

The decoder 9 is designed to detect the actual arrival of the phase signals at the inputs A, B, and C of the device. It contains three rpynni (in general, m), each of which has three AND elements (in general, m). The first group consists of And 19-21 elements, the second group consists of And 22-24 elements, the third group consists of And 25-27 elements. The first inputs of the elements and groups are respectively combined, and the combined inputs are respectively connected to the first inputs 11-13 of the decoder 9 The second inputs of the elements of the same name and groups are also joined, and the combined inputs are connected

respectively, with the second inputs 16-18 of the decoder 9. The outputs of the elements And 19-21 of the first group are connected respectively to the outputs 28-30 of the decoder 9, the outputs of the elements And 22-24 of the second group - to the outputs 31-33, and the outputs of the elements And 2527 of the third group - to exits 3436. The purpose of the selector 10 is to generate a signal when one of the pulses of the input series disappears and to transfer the ring counter 8 to the next state by the generated signal.

Each group of elements And is designed to identify the name of the phase present at the corresponding input of the device. The outputs 28-30 correspond to the input A of the device, the outputs 31-33 to the input B, and the outputs 34-36 to the input C. The phase name at the corresponding input ring is determined by the appearance of a sequence at one of the outputs of the group. For example, if at the output 28 of the first group a pulse train takes place, then this means AT, that phase A is applied to input A, and if output 36 of the third TD group receives phase C at input C.

The output of the selector 10 is the control output 37 of the device and is intended to disconnect the load (not shown) in the event of a phase loss.

FIG. 2 denotes: a, b, in changes of the signals of the half-phase of the phases at the inputs A, B, C, respectively; g, d, e are the leading edges of the half-meanders of the corresponding phases; W - clock pulses at the input of the selector 10; h - signal of the output of the selector 10, indicating the loss of the pulse in the clock series; and, k, l are the states of the outputs 16,17 and 18, respectively, of the ring counter 8; m, and, o - soato no outputs 28, 32, 36 devices, respectively.

Signals that are absent during phase loss, in FIG. 2, a, g, g, m are conventionally crossed out. Also conventionally on the temporary diagrams (Fig. 2), the disappearance of only one half-mandrel is shown.

The device works as follows.

The initial state of the ring counter 8 is arbitrary. Assume that the counter is set to a state of 100, i.e., in the first bit of H (Fig. 2, i), in the second bit of O (Fig. 2, k) and in the third bit of O Hfig. 2, l). At outputs 16-18, respectively

will be legally

Also "omit that inputs

A, in and with the device, respectively, are connected to phases a, b and c.

Then, at the outputs of the formers 1-3 halfmeander, the halfmeandres of phases a, b, c will appear (Fig. 2, a, b, -c), and at the outputs of the formers 4-6 fronts - the pulses of the leading fronts (Fig. 2, g , d, e). In this case, a clock sequence (Fig. 2, g) occurs at the output of the OR element and the counting input 14, each stroke of which shifts H in the bits of the ring counter 8. At the same time, an output signal appears at the outputs 16-18 of the last (Fig. 2, and, k, l), arriving at the combined second inputs of identical elements AND groups of the decoder 9. The pulses of the leading fronts of the half-squares of the phases arrive at the first inputs of the elements AND of the corresponding groups (Fig. 2, d, e, f). By coincidence of the signals at the inputs of the corresponding elements, a sequence of pulses appears at their outputs (Fig. 2 m, n, a). Thus, when the inputs A, B and C are connected to the phases a, b n c and the initial state ring counter 100, a sequence of pulses is scanned at the outputs 28, 32, and 36 of the device, which will correspond to the initially accepted assumption about connecting the phases a, b and c to the inputs A, B and C of the device.

Assume that one of the phases has disappeared. Then there are no elements of this phase (figure 2, a, crossed out), a leading edge pulse (figure 2, d, crossed out), and at the output of the element OR 7 one of the clock series pulses (figure 2, g, crossed out) The selector 10 detects loss of a pulse and generates a signal (Fig. 2, h), which goes to the additional counting input 15 of the ring counter 8 and shifts 1 to the next bit (Fig. 2, and, k). But since at this point in time there is no clock pulse (Fig. 2, g, crossed out), then there is no match at the inputs of the And 19 element of the decoder and at the output 28 (Fig. 2, m, acherknuto) signal on Vits. In addition, the output selector 10 to output the control device 37 will go signal for disconnecting the load (not shown

Next, the device works as described.

When the disappeared phase appears (Fig. 2, a), the pulse sequence will take place at the same outputs of the device as before the disappearance (Fig. 2, m, n, o).

Thus, the proposed device in comparison with the known has enhanced functionality.

g de f

3

V

k l and n about

Claims (2)

1. DEVICE FOR CONTROL OF THE PHASES OF M-PHASE NETWORK alternation according to ed. St. No. 1020908; distinguish "u" with the fact that, in order to expand its functionality by indicating the name of the open phase, it is additionally equipped with a pulse failure selector, the input of which is connected to the output of the OR element, and the output is connected to an additional counting input of the ring counter. 2. The device pop. 1, excellent. characterized in that the output of the pulse loss selector is connected to the control output of the device. ht - »