SU1021007A2 - Discrete phasing device - Google Patents

Description

The invention relates to automatics and electronics and can be used in high-speed data transmission equipment. According to the main author. St. No. 8O311S, a discrete phasing device, comprising a generator connected in series, is known. a phase discriminator and a control unit, the output of which is connected to the generator input, wherein the control unit is executed in the form of two AND elements, a reversible counter, two AND-NOT elements and a code-analog converter, and the output of the first and second elements AND through a reverse the counter is connected respectively to the inputs of the first and second elements, the outputs of which are respectively connected to the inputs of the first and second elements I, and the inputs of the first INE element are connected to the inputs of the code-analog converter while the other inputs Eleme Tov and kodanalog and output transducers are respectively input and output control unit 7 C- However, the known device imeegg low immunity. The goal of izofethesh-ii is to increase the noise immunity by eliminating false generator frequency tuning. This circuit is achieved by the fact that a discrete phasing device containing a generator connected in series, a phase discriminator and a control unit, the output of which is connected to the generator input, while the control unit is made in the input of two elements and a reversible counter -analog, with the output of the first and second emekte And through a reversible counter connected respectively to the inputs of the first and second elements IL1E, the outputs of which are respectively connected to the inputs of the first and And, and the inputs of the first AND-NOT element are connected to the code-analogue converter inputs, and the other inputs of the ANDed element and the code-analogue converter output are respectively the inputs and output of the control unit; the sequential delayed unit, inverter, alemeite are inputted AND-NOT and the additional phase discriminator, as well as two elements OR t to the first inputs of which are connected the outputs of the phase discriminator, to the second inputs of the elements OR to the outputs of the additional phase discriminator, to the second input the output of the generator is connected, and the outputs of the elements OR are connected to the inputs of the control unit, whereby the input of the delay unit and the second input of the element are connected and are the input of the device. FIG. I shows the structural electrical circuit of the device} in FIG. 2 and 3 are time diagrams that show his work. The device of discrete phasing content the phase discriminator t, control unit 2, executed from the elements;. And 3 iH 4, reversible counter 5, elements 6 and 7, converter 8 code analog, generator 9, delay unit Yu, inverter 11, ILE element 12, additional phase discriminator 13, ale bits OR 14 and 15. The device works as follows .... When transmitting signals over communication channels, distortion of the predominance type often takes place, i.e., the received dressings are distorted and the distance between the boundaries ae is a multiple of the generator signal tracking period (Fig. 2 a, 5). In the case when the signals received from the communication channel are distorted (Fig. 2ff) and are found in the signal of the herald 9 {Fig. I), a false siph- and cash can appear, taking the system out of synchronicity (Fig. 2m). FIG. 2 01 shows - undistorted 1 signal to be received; : 5- distorted received signal; in - signal generator pa, phased with the received distorted signal (Fig. 25); d - inverse signal of generator 9; Q is the result of the coincidence of the distorted signal and the inverse; e is the result of the coincidence of the received distorted signal and the signal of the generator, which is transaxial with the incoming distorted signal} and the inverse signal of the received distorted signal; h is the inverse result of the coincidence of the signals of the inverse (Fig. 2.) and the generator's fuechfal, phased with the received distorted signal: - The low signal, the trigger signal, set to zero; vt processing of the first tr yy and the signal shown in FIG. 2 E, taking into account the signal set to zero (Fig 2 h); K is the result of processing the second trigger according to the signal shown in FIG. 2, taking into account the set signal to zero (FIG. 2) j t - the signals in FIG. 2 e and k coincide; n is the result of the coincidence of the signals, out of figs in FIG. 2e; l (f l t the signal is absent in this case. As follows from the diagram (Fig. 2), at one of the outputs of the phase discriminator, the distorted signal disappears from the false signal 1FIG. 2 w). which, via control unit 2., changes the frequency of the generator 9, the output of the system from the signal; Ma, -. - .. - - -. : The first input of Kansdog from phase discriminators I and 13 is received by the sending signals (Fig 3 oi), to the second input of each Dvsr1g 1inat sfa - the packages from gVV fatrr 9 (fng; 3 5), Consider the case when the system has phases ovava. At the same time on one phase dispatch 1 enter the package directly; to the input of the additional phase disc opener 13 of the parcel. are delayed (FIG. 3) in the value,. equal to the following sequence of the parcels of the generator 9 Xfig, 3: 6), is inverted, c (Fig. 3 t), in conjunction with unguarded signals (Fig. 3b) (received through the AND-HE element 12. (Fig. 5 E); on the additional .phys discriminator 1: 3, on one of the outputs of which a false signal is generated (Fig. 3 p). This selected sig: Cal. Appears on {photo output p 0 compared to output of the phase disc p1 {mshator I. The arbitrary phase discriminator 13 enters through the elements OR 14 and 15 of the bundle of 2Flashles (WA elements 4 and 4; at Bbjixoiiax to the end points in and out at the same time, with the 11 addition and subtraction signals arriving at the output of the root | In an intact state, the squared pattern 3 does not change the code of its state. Forward lsnrgrp signals (oEiaHBs is illustrated with diagrams (FIG. 1). With a help block. ki & Rhotor 11, 9 “1” Y-HB 1.2 up to 1 tl8 (phase of the 13 MoAimo disCrn of the phase signal (Zform1fov4 gp | h) As can be seen from the diagrams (fis 2 and 3), on two faaoBbix d skrimshat19rah on different outputs at the same time yo are signals (one adding 1J, another reading), letting each other y) ug In a result of which the generator doesn’t recognize its own frequency About (ASC1M detrimental device in dnshretfy feRs & av provides vysyuyu interference resistance iskshocheNII false locked loop.

AI.

tfWvWeWMt

fMl

I'm about

Juinma / tKfg

fpfft s

Claims (1)

, DISCRETE PHASING DEVICE by ed. St. No. 803115, with the proviso that, in order to increase noise immunity by eliminating false tuning of the generator frequency, I introduced a series-connected delay unit, an I-NOT inverter and an additional phase disc · discriminator, as well as two OR elements, to the first inputs of which the outputs of the phase discriminator are connected, to the second inputs of the elements OR are connected the outputs of an additional phase, discriminator, to the second input of which the generator output is connected, and the outputs of the OR elements are connected to the inputs of the control unit , The input of the delay unit and the second input of AND-NO element are obvedineny and input device.