SK284085B6 - Procesor - Google Patents

Procesor Download PDF

Info

Publication number
SK284085B6
SK284085B6 SK9-95A SK995A SK284085B6 SK 284085 B6 SK284085 B6 SK 284085B6 SK 995 A SK995 A SK 995A SK 284085 B6 SK284085 B6 SK 284085B6
Authority
SK
Slovakia
Prior art keywords
segment
address
memory
processor
stored
Prior art date
Application number
SK9-95A
Other languages
English (en)
Slovak (sk)
Other versions
SK995A3 (en
Inventor
Kamla P. Huck
Scott D. Rodgers
Andrew F. Glew
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of SK995A3 publication Critical patent/SK995A3/sk
Publication of SK284085B6 publication Critical patent/SK284085B6/sk

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Storage Device Security (AREA)
  • Memory System (AREA)
SK9-95A 1994-01-04 1995-01-04 Procesor SK284085B6 (sk)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/176,066 US5590297A (en) 1994-01-04 1994-01-04 Address generation unit with segmented addresses in a mircroprocessor

Publications (2)

Publication Number Publication Date
SK995A3 SK995A3 (en) 1995-08-09
SK284085B6 true SK284085B6 (sk) 2004-09-08

Family

ID=22642842

Family Applications (1)

Application Number Title Priority Date Filing Date
SK9-95A SK284085B6 (sk) 1994-01-04 1995-01-04 Procesor

Country Status (7)

Country Link
US (2) US5590297A (ja)
JP (1) JPH07210381A (ja)
CZ (1) CZ1695A3 (ja)
GB (1) GB2285323B (ja)
HU (1) HUH3807A (ja)
SG (1) SG52278A1 (ja)
SK (1) SK284085B6 (ja)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5721857A (en) * 1993-12-30 1998-02-24 Intel Corporation Method and apparatus for saving the effective address of floating point memory operations in an out-of-order microprocessor
US5590297A (en) * 1994-01-04 1996-12-31 Intel Corporation Address generation unit with segmented addresses in a mircroprocessor
US6012135A (en) * 1994-12-01 2000-01-04 Cray Research, Inc. Computer having multiple address ports, each having logical address translation with base and limit memory management
US5655139A (en) * 1995-05-26 1997-08-05 National Semiconductor Corporation Execution unit architecture to support X86 instruction set and X86 segmented addressing
US5961580A (en) * 1996-02-20 1999-10-05 Advanced Micro Devices, Inc. Apparatus and method for efficiently calculating a linear address in a microprocessor
US5835968A (en) * 1996-04-17 1998-11-10 Advanced Micro Devices, Inc. Apparatus for providing memory and register operands concurrently to functional units
US6085302A (en) * 1996-04-17 2000-07-04 Advanced Micro Devices, Inc. Microprocessor having address generation units for efficient generation of memory operation addresses
US5860141A (en) * 1996-12-11 1999-01-12 Ncr Corporation Method and apparatus for enabling physical memory larger than corresponding virtual memory
US6260101B1 (en) * 1997-03-07 2001-07-10 Advanced Micro Devices, Inc. Microcontroller having dedicated hardware for memory address space expansion supporting both static and dynamic memory devices
US6643736B1 (en) * 2000-08-29 2003-11-04 Arm Limited Scratch pad memories
JP4534336B2 (ja) * 2000-10-13 2010-09-01 ソニー株式会社 メモリ装置におけるデータ管理方法
JP4786805B2 (ja) * 2001-02-16 2011-10-05 シャープ株式会社 半導体装置
US7937525B2 (en) * 2004-06-25 2011-05-03 Intel Corporation Method and apparatus for decoding a virtual machine control structure identification
US20070011432A1 (en) * 2005-07-06 2007-01-11 Advanced Micro Devices, Inc. Address generation unit with operand recycling
US9176741B2 (en) * 2005-08-29 2015-11-03 Invention Science Fund I, Llc Method and apparatus for segmented sequential storage
US20070083735A1 (en) * 2005-08-29 2007-04-12 Glew Andrew F Hierarchical processor
US8296550B2 (en) * 2005-08-29 2012-10-23 The Invention Science Fund I, Llc Hierarchical register file with operand capture ports
US7644258B2 (en) 2005-08-29 2010-01-05 Searete, Llc Hybrid branch predictor using component predictors each having confidence and override signals
US8275976B2 (en) * 2005-08-29 2012-09-25 The Invention Science Fund I, Llc Hierarchical instruction scheduler facilitating instruction replay
US9001898B2 (en) 2011-06-10 2015-04-07 Thinklogical, Llc Method and system for serial digital interface (SDI) video data extension
US9489196B2 (en) 2011-12-23 2016-11-08 Intel Corporation Multi-element instruction with different read and write masks
CN104081341B (zh) 2011-12-23 2017-10-27 英特尔公司 用于多维数组中的元素偏移量计算的指令
US9996350B2 (en) 2014-12-27 2018-06-12 Intel Corporation Hardware apparatuses and methods to prefetch a multidimensional block of elements from a multidimensional array

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4050094A (en) * 1976-04-30 1977-09-20 International Business Machines Corporation Translator lookahead controls
JPS6013501B2 (ja) * 1978-09-18 1985-04-08 富士通株式会社 仮想計算機システムにおけるチヤネルアドレス制御方式
US4597044A (en) * 1982-10-14 1986-06-24 Honeywell Information Systems, Inc. Apparatus and method for providing a composite descriptor in a data processing system
US4825358A (en) * 1985-04-10 1989-04-25 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4779187A (en) * 1985-04-10 1988-10-18 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US5173872A (en) * 1985-06-13 1992-12-22 Intel Corporation Content addressable memory for microprocessor system
GB2176918B (en) * 1985-06-13 1989-11-01 Intel Corp Memory management for microprocessor system
US5144551A (en) * 1989-05-19 1992-09-01 Compaq Computer Corporation Computer memory management method utilizing segmentation and protection techniques
US5255379A (en) * 1990-12-28 1993-10-19 Sun Microsystems, Inc. Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 80486 processor
US5303378A (en) * 1991-05-21 1994-04-12 Compaq Computer Corporation Reentrant protected mode kernel using virtual 8086 mode interrupt service routines
US5274834A (en) * 1991-08-30 1993-12-28 Intel Corporation Transparent system interrupts with integrated extended memory addressing
GB2260629B (en) * 1991-10-16 1995-07-26 Intel Corp A segment descriptor cache for a microprocessor
US5418956A (en) * 1992-02-26 1995-05-23 Microsoft Corporation Method and system for avoiding selector loads
US5590297A (en) * 1994-01-04 1996-12-31 Intel Corporation Address generation unit with segmented addresses in a mircroprocessor

Also Published As

Publication number Publication date
US5590297A (en) 1996-12-31
HU9403847D0 (en) 1995-02-28
SK995A3 (en) 1995-08-09
GB9425324D0 (en) 1995-02-15
CZ1695A3 (en) 1996-02-14
SG52278A1 (en) 1998-09-28
HUH3807A (en) 1997-05-28
GB2285323A (en) 1995-07-05
US5749084A (en) 1998-05-05
JPH07210381A (ja) 1995-08-11
GB2285323B (en) 1998-06-24

Similar Documents

Publication Publication Date Title
SK284085B6 (sk) Procesor
JP5120832B2 (ja) 効率的かつ柔軟なメモリ・コピー動作
US8635415B2 (en) Managing and implementing metadata in central processing unit using register extensions
US6145049A (en) Method and apparatus for providing fast switching between floating point and multimedia instructions using any combination of a first register file set and a second register file set
US5675758A (en) Processor having primary integer execution unit and supplemental integer execution unit for performing out-of-order add and move operations
TWI808869B (zh) 硬體處理器及處理器
US7996646B2 (en) Efficient encoding for detecting load dependency on store with misalignment
US5940858A (en) Cache circuit with programmable sizing and method of operation
KR20210116651A (ko) 바이패스 최적화, 가변 그리드 아키텍처 및 융합된 벡터 동작들을 갖는 코프로세서들
JP2007172610A (ja) 半同期メモリ・コピー動作において用いられるアドレス範囲の妥当性
US7051168B2 (en) Method and apparatus for aligning memory write data in a microprocessor
US5752273A (en) Apparatus and method for efficiently determining addresses for misaligned data stored in memory
GB2367648A (en) Avoidance of repeated trap handling
US5761491A (en) Data processing system and method for storing and restoring a stack pointer
US6199156B1 (en) System for explicitly referencing a register for its current content when performing processor context switch
EP1220100B1 (en) Circuit and method for hardware-assisted software flushing of data and instruction caches
US5761469A (en) Method and apparatus for optimizing signed and unsigned load processing in a pipelined processor
EP1220088B1 (en) Circuit and method for supporting misaligned accesses in the presence of speculative load instructions
US6405233B1 (en) Unaligned semaphore adder
EP1220092B1 (en) System and method for executing variable latency load operations in a data processor
JP2021157766A (ja) シャドウスタックを効率的に管理および処理するための装置および方法
US6393552B1 (en) Method and system for dividing a computer processor register into sectors
US6807628B2 (en) System and method for supporting precise exceptions in a data processor having a clustered architecture
JPS6032220B2 (ja) 情報処理装置
McWilliams et al. Lawrence LiV rmore Laboratory

Legal Events

Date Code Title Description
MM4A Patent lapsed due to non-payment of maintenance fees

Effective date: 20130104