SG143176A1 - Method and structure of pattern mask for dry etching - Google Patents

Method and structure of pattern mask for dry etching

Info

Publication number
SG143176A1
SG143176A1 SG200717848-6A SG2007178486A SG143176A1 SG 143176 A1 SG143176 A1 SG 143176A1 SG 2007178486 A SG2007178486 A SG 2007178486A SG 143176 A1 SG143176 A1 SG 143176A1
Authority
SG
Singapore
Prior art keywords
mask
dry etching
etched
base material
present
Prior art date
Application number
SG200717848-6A
Other languages
English (en)
Inventor
Wen-Kun Yang
Jui-Hsien Chang
Chi-Chen Lee
Original Assignee
Advanced Chip Eng Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Chip Eng Tech Inc filed Critical Advanced Chip Eng Tech Inc
Publication of SG143176A1 publication Critical patent/SG143176A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14618Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14683Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/8501Cleaning, e.g. oxide removal step, desmearing
    • H01L2224/85013Plasma cleaning
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01002Helium [He]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01094Plutonium [Pu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24355Continuous and nonuniform or irregular surface on layer or component [e.g., roofing, etc.]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Drying Of Semiconductors (AREA)
  • Dicing (AREA)
  • Wire Bonding (AREA)
  • Solid State Image Pick-Up Elements (AREA)
SG200717848-6A 2006-11-22 2007-11-15 Method and structure of pattern mask for dry etching SG143176A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/562,442 US20080118707A1 (en) 2006-11-22 2006-11-22 Method and structure of pattern mask for dry etching

Publications (1)

Publication Number Publication Date
SG143176A1 true SG143176A1 (en) 2008-06-27

Family

ID=39326977

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200717848-6A SG143176A1 (en) 2006-11-22 2007-11-15 Method and structure of pattern mask for dry etching

Country Status (7)

Country Link
US (2) US20080118707A1 (ja)
JP (1) JP2008182195A (ja)
KR (1) KR20080046582A (ja)
CN (1) CN101188191A (ja)
DE (1) DE102007056501A1 (ja)
SG (1) SG143176A1 (ja)
TW (1) TW200823996A (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101082134B1 (ko) 2010-03-16 2011-11-09 삼성모바일디스플레이주식회사 드라이 에칭 장치를 이용한 터치 스크린 패널의 제작방법
CN102479670B (zh) * 2010-11-30 2015-11-25 中芯国际集成电路制造(北京)有限公司 一种半导体装置及使用方法
CN102905459B (zh) * 2011-07-29 2016-05-04 江苏普诺威电子股份有限公司 线路板电金用蓝胶
KR102133279B1 (ko) * 2018-06-20 2020-07-13 주식회사 엘지화학 회절 격자 도광판용 몰드의 제조방법 및 회절 격자 도광판의 제조방법

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5770123A (en) * 1994-09-22 1998-06-23 Ebara Corporation Method and apparatus for energy beam machining
US5846442A (en) * 1995-03-02 1998-12-08 Hutchinson Technology Incorporated Controlled diffusion partial etching
US5738757A (en) * 1995-11-22 1998-04-14 Northrop Grumman Corporation Planar masking for multi-depth silicon etching
US5813893A (en) * 1995-12-29 1998-09-29 Sgs-Thomson Microelectronics, Inc. Field emission display fabrication method
US6952078B1 (en) * 1999-12-17 2005-10-04 Osram Opto Semiconductord Gmbh Encapsulation for organic LED device
JP3856123B2 (ja) * 2002-04-17 2006-12-13 セイコーエプソン株式会社 マスク及びその製造方法、エレクトロルミネッセンス装置及びその製造方法並びに電子機器

Also Published As

Publication number Publication date
KR20080046582A (ko) 2008-05-27
JP2008182195A (ja) 2008-08-07
DE102007056501A1 (de) 2008-05-29
US20080118707A1 (en) 2008-05-22
US20080116169A1 (en) 2008-05-22
CN101188191A (zh) 2008-05-28
TW200823996A (en) 2008-06-01

Similar Documents

Publication Publication Date Title
TW200621622A (en) Semiconductor methods and structures background of the invention
WO2008045544A3 (en) Patterning methods
MY140100A (en) Manufacturing method for semiconductor devices, and formation apparatus for semiconductor wafer dicing masks
WO2003068373A3 (en) Micro-fluidic anti-microbial filter
TW200735214A (en) Making method for semiconductor device and the substrate handling system
TWI256693B (en) Semiconductor structure and a method for manufacturing the same
TW200723440A (en) Method for forming trench using hard mask with high selectivity and isolation method for semiconductor device using the same
TW200501216A (en) Organic semiconductor device and method of manufacture of same
SG140481A1 (en) A method for fabricating micro and nano structures
TW200802976A (en) Fine processing method of substrate, manufacturing method of substrate, and light emitting element
TW200618088A (en) Method for dividing semiconductor wafer and manufacturing method for semiconductor devices
TW200619873A (en) Method for stripping photoresist from etched wafer
TW200629403A (en) Dry etching method and apparatus
SG150421A1 (en) Method of forming thin film metal conductive lines
SG143176A1 (en) Method and structure of pattern mask for dry etching
TW200620413A (en) Method for manufacturing semiconductor device
TWI256082B (en) Method of segmenting a wafer
WO2006104655A3 (en) Etch with photoresist mask
TW200618115A (en) Etch with uniformity control
TW200729333A (en) Etching method and etching device
TW200721255A (en) Pattern forming method
TW200612479A (en) Method for fabricating semiconductor device using tungsten as sacrificial hard mask
AU7390000A (en) Method of etching a layer using sacrificial elements
SG137748A1 (en) Method of plasma etching with pattern mask
TW200627543A (en) Plasma etching method