SG11202002450YA - Clocking circuit arrangement and method of forming the same - Google Patents
Clocking circuit arrangement and method of forming the sameInfo
- Publication number
- SG11202002450YA SG11202002450YA SG11202002450YA SG11202002450YA SG11202002450YA SG 11202002450Y A SG11202002450Y A SG 11202002450YA SG 11202002450Y A SG11202002450Y A SG 11202002450YA SG 11202002450Y A SG11202002450Y A SG 11202002450YA SG 11202002450Y A SG11202002450Y A SG 11202002450YA
- Authority
- SG
- Singapore
- Prior art keywords
- forming
- same
- circuit arrangement
- clocking circuit
- clocking
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/249—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors using clock signals
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Semiconductor Integrated Circuits (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG10201708122W | 2017-10-03 | ||
PCT/SG2018/050496 WO2019070196A1 (en) | 2017-10-03 | 2018-10-01 | Clocking circuit arrangement and method of forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11202002450YA true SG11202002450YA (en) | 2020-04-29 |
Family
ID=65994751
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11202002450YA SG11202002450YA (en) | 2017-10-03 | 2018-10-01 | Clocking circuit arrangement and method of forming the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US20200228105A1 (en) |
SG (1) | SG11202002450YA (en) |
WO (1) | WO2019070196A1 (en) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289060A (en) * | 1992-09-16 | 1994-02-22 | Texas Instruments Incorporated | Programmable glitch filter |
JP2576366B2 (en) * | 1993-06-23 | 1997-01-29 | 日本電気株式会社 | Variable delay buffer circuit |
US8384418B1 (en) * | 2009-09-08 | 2013-02-26 | Xilinx, Inc. | Mitigating the effect of single event transients on input/output pins of an integrated circuit device |
CN105897243B (en) * | 2016-03-31 | 2017-06-06 | 中国人民解放军国防科学技术大学 | A kind of clock driver circuit of anti-single particle transient state |
-
2018
- 2018-10-01 WO PCT/SG2018/050496 patent/WO2019070196A1/en active Application Filing
- 2018-10-01 SG SG11202002450YA patent/SG11202002450YA/en unknown
- 2018-10-01 US US16/648,192 patent/US20200228105A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20200228105A1 (en) | 2020-07-16 |
WO2019070196A1 (en) | 2019-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10201707196VA (en) | Integrated circuit devices and methods of assembling the same | |
GB2538522B (en) | Electronic circuit and component construction | |
TWI563633B (en) | Integrated circuit and method for manufacturing the same | |
ZA201905139B (en) | Electronic ignition circuit and method for use | |
SG11201605734TA (en) | Method of forming an integrated circuit and related integrated circuit | |
TWI561009B (en) | Flip flop circuit and method of operating the same | |
HK1244591A1 (en) | Integrated circuit devices and methods | |
SG11202004670YA (en) | Antenna and method of forming the same | |
EP3371960A4 (en) | Electronic device and method of operating the same | |
SG10201912041UA (en) | Memory device and method of forming the same | |
TWI562282B (en) | Integrated circuit structure and method for manufacturing the same | |
SG11202005555XA (en) | Integrated circuit | |
SG10201912557WA (en) | Semiconductor devices including conductive lines and methods of forming the semiconductor devices | |
KR101724996B9 (en) | Metal substrate and Mask using the same | |
KR101603200B9 (en) | Metal substrate and Mask using the same | |
EP3335155A4 (en) | Electronic device and operating method of the same | |
EP3380978A4 (en) | Electronic device and method of operating the same | |
GB2565964B (en) | Electrical component and method | |
EP3292461A4 (en) | Electronic device and operating method of the same | |
GB2559683B (en) | Fixing structure and electronic cigarette having same | |
SG10201404041XA (en) | Printed Circuit Arrangement And Method Of Forming The Same | |
EP3639369A4 (en) | Circuit and method of forming the same | |
GB2564196B (en) | Cover and method of manufacturing the same | |
SG11202002450YA (en) | Clocking circuit arrangement and method of forming the same | |
ZA201807263B (en) | Integrated circuit package and method of manufacturing the same |