SG11201703935TA - Method for producing a single-sided electronic module including interconnection zones - Google Patents

Method for producing a single-sided electronic module including interconnection zones

Info

Publication number
SG11201703935TA
SG11201703935TA SG11201703935TA SG11201703935TA SG11201703935TA SG 11201703935T A SG11201703935T A SG 11201703935TA SG 11201703935T A SG11201703935T A SG 11201703935TA SG 11201703935T A SG11201703935T A SG 11201703935TA SG 11201703935T A SG11201703935T A SG 11201703935TA
Authority
SG
Singapore
Prior art keywords
producing
electronic module
module including
including interconnection
sided electronic
Prior art date
Application number
SG11201703935TA
Inventor
Stéphane Ottobon
Lucile Dossetto
Luc Charles
Thierry Laviron
Original Assignee
Gemalto Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemalto Sa filed Critical Gemalto Sa
Publication of SG11201703935TA publication Critical patent/SG11201703935TA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/0775—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card arrangements for connecting the integrated circuit to the antenna
    • G06K19/07754—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card arrangements for connecting the integrated circuit to the antenna the connection being galvanic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • G06K19/07747—Mounting details of integrated circuit chips at least one of the integrated circuit chips being mounted as a module
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/07766—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement
    • G06K19/07769—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement the further communication means being a galvanic interface, e.g. hybrid or mixed smart cards having a contact and a non-contact interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
  • Combinations Of Printed Boards (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
SG11201703935TA 2015-02-20 2016-02-09 Method for producing a single-sided electronic module including interconnection zones SG11201703935TA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP15305271.7A EP3059698B1 (en) 2015-02-20 2015-02-20 Method for manufacturing a single-surface electronic module including interconnection areas
PCT/EP2016/052744 WO2016131682A1 (en) 2015-02-20 2016-02-09 Method for producing a single-sided electronic module including interconnection zones

Publications (1)

Publication Number Publication Date
SG11201703935TA true SG11201703935TA (en) 2017-06-29

Family

ID=52648959

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201703935TA SG11201703935TA (en) 2015-02-20 2016-02-09 Method for producing a single-sided electronic module including interconnection zones

Country Status (13)

Country Link
US (1) US10282652B2 (en)
EP (2) EP3059698B1 (en)
JP (2) JP6453472B2 (en)
KR (1) KR102014621B1 (en)
CN (1) CN107111779B (en)
AU (1) AU2016221971B2 (en)
CA (1) CA2968070C (en)
ES (1) ES2867102T3 (en)
MX (1) MX2017006130A (en)
PL (1) PL3059698T3 (en)
SG (1) SG11201703935TA (en)
WO (1) WO2016131682A1 (en)
ZA (1) ZA201703296B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3047101B1 (en) 2016-01-26 2022-04-01 Linxens Holding METHOD FOR MANUFACTURING A CHIP CARD MODULE AND A CHIP CARD
FR3113324B1 (en) 2020-08-04 2024-05-24 Smart Packaging Solutions ELECTRONIC MODULE FOR A CARD CONTAINING AT LEAST ONE ANTENNA AND ITS MANUFACTURING METHOD
KR20220032181A (en) 2020-09-07 2022-03-15 엘지이노텍 주식회사 Circuit board and fingerprint recognition smart card including the same

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2716281B1 (en) 1994-02-14 1996-05-03 Gemplus Card Int Method of manufacturing a contactless card.
JPH08107123A (en) * 1994-10-04 1996-04-23 Hitachi Ltd Semiconductor integrated circuit device, method and device for manufacture thereof
FR2784210B1 (en) * 1998-10-02 2001-09-14 Gemplus Card Int CONTACTLESS CHIP CARD WITH MEANS OF INHIBITION
JP2011170525A (en) * 2010-02-17 2011-09-01 Toshiba Corp Card base material and ic card including the same
EP2420960A1 (en) 2010-08-17 2012-02-22 Gemalto SA Method for manufacturing an electronic device comprising an irremovable module and device thus obtained
JP2012043341A (en) * 2010-08-23 2012-03-01 Toppan Printing Co Ltd Ic module and ic card prepared therewith
MX2013008837A (en) * 2011-01-31 2013-11-20 American Bank Note Co Dual-interface smart card.
EP2575086A1 (en) * 2011-09-27 2013-04-03 Gemalto SA Method for connecting a microcircuit with conductive areas embedded in a medium
FR2998395B1 (en) 2012-11-21 2016-01-01 Smart Packaging Solutions Sps SINGLE-SIDED ELECTRONIC MODULE FOR A CHIP CARD WITH A DOUBLE COMMUNICATION INTERFACE
EP2736001A1 (en) * 2012-11-27 2014-05-28 Gemalto SA Electronic module with three-dimensional communication interface

Also Published As

Publication number Publication date
MX2017006130A (en) 2018-02-09
AU2016221971A1 (en) 2017-07-20
JP6756805B2 (en) 2020-09-16
AU2016221971B2 (en) 2019-01-31
CN107111779B (en) 2020-09-15
US10282652B2 (en) 2019-05-07
PL3059698T3 (en) 2021-10-25
KR102014621B1 (en) 2019-08-26
EP3059698A1 (en) 2016-08-24
BR112017015014A2 (en) 2018-01-23
ZA201703296B (en) 2019-06-26
JP2018505553A (en) 2018-02-22
EP3059698B1 (en) 2021-03-31
WO2016131682A1 (en) 2016-08-25
EP3869409A1 (en) 2021-08-25
CA2968070C (en) 2021-05-11
CN107111779A (en) 2017-08-29
CA2968070A1 (en) 2016-08-25
ES2867102T3 (en) 2021-10-20
US20170372186A1 (en) 2017-12-28
JP6453472B2 (en) 2019-01-16
KR20170081693A (en) 2017-07-12
JP2019071435A (en) 2019-05-09

Similar Documents

Publication Publication Date Title
PL3143557T3 (en) Method for producing a circuit for a chip card module and circuit for a chip card module
EP3322265A4 (en) Production method for wiring circuit board
GB201417687D0 (en) A module for additive manufacturing apparatus
EP3259965A4 (en) Method for producing a printed circuit board
PL3037247T3 (en) Method for producing a sandwich component
PL3045605T3 (en) Module for producing concrete elements
SG11201708903SA (en) Production method for copper-clad laminate plate
HUE038343T2 (en) Method for producing a solder connection
PL3272480T3 (en) Method for producing a fibreboard panel
PL2955295T3 (en) Method for manufacturing a panel
SG10202011924YA (en) Method for manufacturing multilayer wiring board
HK1250118A1 (en) Method for manufacturing shield printed wiring board
ZA201703296B (en) Method for producing a single-sided electronic module including interconnection zones
PL3037248T3 (en) Method for producing a sandwich component
SG10202011919XA (en) Method for manufacturing multilayer wiring board
PL2981156T3 (en) Photovoltaic panel and method for manufacturing such a panel
PL3177232T3 (en) Method for producing a multilayer film
ZA201708640B (en) Method for producing a sandwich structure
HUE042921T2 (en) Method for producing a fibreboard panel
PL3081623T3 (en) A method for producing oil-based components
GB2543101B (en) Lamination technique for producing electronic devices
PL3181349T3 (en) Method for producing a laminate
EP3307035A4 (en) Method for manufacturing wiring board
GB2543483B (en) Lamination technique for producing electronic devices
PL3433109T3 (en) Method for producing a laminate