SG11201405664PA - Method for manufacturing semiconductor wafers - Google Patents

Method for manufacturing semiconductor wafers

Info

Publication number
SG11201405664PA
SG11201405664PA SG11201405664PA SG11201405664PA SG11201405664PA SG 11201405664P A SG11201405664P A SG 11201405664PA SG 11201405664P A SG11201405664P A SG 11201405664PA SG 11201405664P A SG11201405664P A SG 11201405664PA SG 11201405664P A SG11201405664P A SG 11201405664PA
Authority
SG
Singapore
Prior art keywords
semiconductor wafers
manufacturing semiconductor
manufacturing
wafers
semiconductor
Prior art date
Application number
SG11201405664PA
Inventor
Julien Vitiello
Jean-Luc Delcarri
Original Assignee
Altatech Semiconductor
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altatech Semiconductor filed Critical Altatech Semiconductor
Publication of SG11201405664PA publication Critical patent/SG11201405664PA/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
SG11201405664PA 2012-03-12 2013-03-08 Method for manufacturing semiconductor wafers SG11201405664PA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1200753A FR2987937B1 (en) 2012-03-12 2012-03-12 METHOD FOR MAKING SEMICONDUCTOR WAFERS
PCT/FR2013/050491 WO2013135999A1 (en) 2012-03-12 2013-03-08 Method for manufacturing semiconductor wafers

Publications (1)

Publication Number Publication Date
SG11201405664PA true SG11201405664PA (en) 2014-10-30

Family

ID=47002907

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201405664PA SG11201405664PA (en) 2012-03-12 2013-03-08 Method for manufacturing semiconductor wafers

Country Status (7)

Country Link
US (1) US20150031202A1 (en)
KR (1) KR20150013445A (en)
CN (1) CN104247004A (en)
DE (1) DE112013001383T5 (en)
FR (1) FR2987937B1 (en)
SG (1) SG11201405664PA (en)
WO (1) WO2013135999A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105140267A (en) * 2015-07-29 2015-12-09 浙江大学 Semiconductor substrate and method for selectively growing semiconductor
US10096516B1 (en) * 2017-08-18 2018-10-09 Applied Materials, Inc. Method of forming a barrier layer for through via applications
DE102019006097A1 (en) * 2019-08-29 2021-03-04 Azur Space Solar Power Gmbh Passivation process for a through hole in a semiconductor wafer
US11289370B2 (en) 2020-03-02 2022-03-29 Nanya Technology Corporation Liner for through-silicon via

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5807785A (en) * 1996-08-02 1998-09-15 Applied Materials, Inc. Low dielectric constant silicon dioxide sandwich layer
US6114216A (en) * 1996-11-13 2000-09-05 Applied Materials, Inc. Methods for shallow trench isolation
US20050136684A1 (en) 2003-12-23 2005-06-23 Applied Materials, Inc. Gap-fill techniques
JP4376715B2 (en) * 2004-07-16 2009-12-02 三洋電機株式会社 Manufacturing method of semiconductor device
US7429529B2 (en) * 2005-08-05 2008-09-30 Farnworth Warren M Methods of forming through-wafer interconnects and structures resulting therefrom
WO2008083284A2 (en) * 2006-12-29 2008-07-10 Cufer Asset Ltd. L.L.C. Front-end processed wafer having through-chip connections
KR100840665B1 (en) * 2007-05-18 2008-06-24 주식회사 동부하이텍 A method for manufacturing a semiconductor device and system in package usimg the same
CN101728283A (en) * 2008-10-16 2010-06-09 上海华虹Nec电子有限公司 Method for preparing chip interconnecting through hole in chip interconnecting process
CN102054752A (en) * 2009-11-03 2011-05-11 中芯国际集成电路制造(上海)有限公司 Method for manufacturing silicon through hole
US20120015113A1 (en) * 2010-07-13 2012-01-19 Applied Materials, Inc. Methods for forming low stress dielectric films
FR2963024B1 (en) 2010-07-26 2016-12-23 Altatech Semiconductor ENHANCED GAS PHASE CHEMICAL DEPOSITION REACTOR
US8487410B2 (en) * 2011-04-13 2013-07-16 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon vias for semicondcutor substrate and method of manufacture

Also Published As

Publication number Publication date
FR2987937B1 (en) 2014-03-28
DE112013001383T5 (en) 2014-11-27
CN104247004A (en) 2014-12-24
WO2013135999A1 (en) 2013-09-19
US20150031202A1 (en) 2015-01-29
FR2987937A1 (en) 2013-09-13
KR20150013445A (en) 2015-02-05

Similar Documents

Publication Publication Date Title
EP2793268A4 (en) Method for manufacturing semiconductor device
EP2790209A4 (en) Manufacturing method for semiconductor device
EP2782147A4 (en) Method for manufacturing semiconductor light-emitting element
EP2704217A4 (en) MANUFACTURING METHOD FOR GaN SEMICONDUCTOR DEVICE
SG2013087671A (en) Method for polishing a semiconductor wafer
EP2793251A4 (en) Production method for semiconductor device
EP2711986A4 (en) Semiconductor device and method for manufacturing semiconductor device
EP2790208A4 (en) Production method for semiconductor device
TWI562366B (en) Manufacturing method of semiconductor device
TWI563540B (en) Semiconductor device manufacturing method
EP2819152A4 (en) Semiconductor element and method for manufacturing semiconductor element
EP2698822A4 (en) Semiconductor device and method for manufacturing semiconductor device
SG10201503189QA (en) Semiconductor wafer and manufacturing method thereof
EP2913843A4 (en) Semiconductor device manufacturing method
EP2804215A4 (en) Method for manufacturing silicon carbide semiconductor device
EP2736067A4 (en) Method for manufacturing semiconductor device
EP2790225A4 (en) Method for manufacturing semiconductor device
SG11201408564SA (en) Semiconductor wafer evaluation method and semiconductor wafer manufacturing method
EP2897166A4 (en) Method for manufacturing semiconductor device
EP2889899A4 (en) Method for manufacturing silicon carbide semiconductor device
SG11201406661YA (en) Method for manufacturing bonded wafer
EP2787526A4 (en) Semiconductor device fabrication method
SG11201502119TA (en) Method for manufacturing soi wafer
EP2685488A4 (en) Production method for semiconductor device
EP2784825A4 (en) Semiconductor device and method for manufacturing same