SG10201500104XA - Method, Computer System and Computer-Readable Storage Medium for Creating a Layout of an Integrated Circuit - Google Patents
Method, Computer System and Computer-Readable Storage Medium for Creating a Layout of an Integrated CircuitInfo
- Publication number
- SG10201500104XA SG10201500104XA SG10201500104XA SG10201500104XA SG10201500104XA SG 10201500104X A SG10201500104X A SG 10201500104XA SG 10201500104X A SG10201500104X A SG 10201500104XA SG 10201500104X A SG10201500104X A SG 10201500104XA SG 10201500104X A SG10201500104X A SG 10201500104XA
- Authority
- SG
- Singapore
- Prior art keywords
- computer
- layout
- creating
- storage medium
- integrated circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/166,044 US9613175B2 (en) | 2014-01-28 | 2014-01-28 | Method, computer system and computer-readable storage medium for creating a layout of an integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
SG10201500104XA true SG10201500104XA (en) | 2015-08-28 |
Family
ID=53523139
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201500104XA SG10201500104XA (en) | 2014-01-28 | 2015-01-07 | Method, Computer System and Computer-Readable Storage Medium for Creating a Layout of an Integrated Circuit |
Country Status (6)
Country | Link |
---|---|
US (1) | US9613175B2 (zh) |
KR (1) | KR101645633B1 (zh) |
CN (1) | CN104809264B (zh) |
DE (1) | DE102015200694A1 (zh) |
SG (1) | SG10201500104XA (zh) |
TW (1) | TWI608371B (zh) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9613175B2 (en) * | 2014-01-28 | 2017-04-04 | Globalfoundries Inc. | Method, computer system and computer-readable storage medium for creating a layout of an integrated circuit |
US9747404B2 (en) * | 2015-07-23 | 2017-08-29 | United Microelectronics Corp. | Method for optimizing an integrated circuit layout design |
US10169523B2 (en) * | 2015-08-27 | 2019-01-01 | International Business Machines Corporation | Timing constraints formulation for highly replicated design modules |
US9824174B2 (en) * | 2015-09-11 | 2017-11-21 | Qualcomm Incorporated | Power-density-based clock cell spacing |
US9886544B2 (en) | 2016-02-23 | 2018-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Layout checking system and method |
WO2017151681A1 (en) * | 2016-02-29 | 2017-09-08 | Synopsys, Inc. | Creating and reusing customizable structured interconnects |
US10089433B2 (en) * | 2016-05-03 | 2018-10-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for triple-patterning friendly placement |
US10312192B2 (en) | 2016-06-02 | 2019-06-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit having staggered conductive features |
US10366200B2 (en) | 2016-09-07 | 2019-07-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | System for and method of manufacturing a layout design of an integrated circuit |
KR102499036B1 (ko) * | 2017-09-22 | 2023-02-13 | 삼성전자주식회사 | 임계 치수 측정 시스템 및 임계 치수 측정 방법 |
US10423752B2 (en) | 2017-09-29 | 2019-09-24 | International Business Machines Corporation | Semiconductor package metal shadowing checks |
US10423751B2 (en) | 2017-09-29 | 2019-09-24 | International Business Machines Corporation | Semiconductor package floating metal checks |
KR102545141B1 (ko) * | 2017-12-01 | 2023-06-20 | 삼성전자주식회사 | 반도체 소자 및 그의 제조 방법 |
US10810346B2 (en) * | 2018-09-28 | 2020-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Static voltage drop (SIR) violation prediction systems and methods |
US10853553B1 (en) * | 2019-06-07 | 2020-12-01 | Avatar Integrated Systems, Inc. | Vias with multiconnection via structures |
CN112380802B (zh) * | 2019-07-29 | 2024-04-19 | 星宸科技股份有限公司 | 集成电路的半自动化设计的方法以及系统 |
CN112668271A (zh) | 2019-10-15 | 2021-04-16 | 台湾积体电路制造股份有限公司 | 集成电路器件设计方法和系统 |
CN112016263B (zh) * | 2020-10-22 | 2021-01-29 | 创意电子(南京)有限公司 | 一种实现数据延时均衡的方法 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10255849B4 (de) | 2002-11-29 | 2006-06-14 | Advanced Micro Devices, Inc., Sunnyvale | Verbesserte Drain/Source-Erweiterungsstruktur eines Feldeffekttransistors mit dotierten Seitenwandabstandselementen mit hoher Permittivität und Verfahren zu deren Herstellung |
TW200418113A (en) | 2003-03-04 | 2004-09-16 | Macronix Int Co Ltd | Method and system for automatically forming the semiconductor test key layout |
JP2006301837A (ja) * | 2005-04-19 | 2006-11-02 | Nec Electronics Corp | マクロ内配線を考慮したネットリストを用いて遅延計算を行う設計方法及びそのネットリストの作成プログラム |
US7406671B2 (en) * | 2005-10-05 | 2008-07-29 | Lsi Corporation | Method for performing design rule check of integrated circuit |
US8086981B2 (en) * | 2008-09-10 | 2011-12-27 | Cadence Design Systems, Inc. | Method and system for design rule checking enhanced with pattern matching |
US8079005B2 (en) * | 2008-09-30 | 2011-12-13 | Cadence Design Systems, Inc. | Method and system for performing pattern classification of patterns in integrated circuit designs |
JP5355112B2 (ja) | 2009-01-28 | 2013-11-27 | 株式会社東芝 | パターンレイアウト作成方法 |
JP5293521B2 (ja) * | 2009-09-14 | 2013-09-18 | 株式会社リコー | デザインルールチェック検証装置およびデザインルールチェック検証方法 |
US8516406B1 (en) | 2010-06-12 | 2013-08-20 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for smart pattern capturing and layout fixing |
US8394710B2 (en) | 2010-06-21 | 2013-03-12 | International Business Machines Corporation | Semiconductor devices fabricated by doped material layer as dopant source |
US9256708B2 (en) * | 2010-11-17 | 2016-02-09 | Cadence Design Systems, Inc. | Method and system for automatic generation of solutions for circuit design rule violations |
US8807948B2 (en) * | 2011-09-29 | 2014-08-19 | Cadence Design Systems, Inc. | System and method for automated real-time design checking |
US8453089B2 (en) * | 2011-10-03 | 2013-05-28 | Globalfoundries Singapore Pte. Ltd. | Method and apparatus for pattern adjusted timing via pattern matching |
US8769475B2 (en) * | 2011-10-31 | 2014-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method, system and software for accessing design rules and library of design features while designing semiconductor device layout |
US8418105B1 (en) | 2012-01-12 | 2013-04-09 | GlobalFoundries, Inc. | Methods for pattern matching in a double patterning technology-compliant physical design flow |
KR101904417B1 (ko) | 2012-03-30 | 2018-10-08 | 삼성전자주식회사 | 반도체 집적 회로 및 그 설계 방법 |
NL2010647A (en) | 2012-05-04 | 2013-11-06 | Asml Netherlands Bv | Design rule and lithographic process co-optimization. |
KR101937851B1 (ko) * | 2012-06-27 | 2019-04-10 | 삼성전자 주식회사 | 반도체 집적 회로, 그 설계 방법 및 제조방법 |
US9613175B2 (en) * | 2014-01-28 | 2017-04-04 | Globalfoundries Inc. | Method, computer system and computer-readable storage medium for creating a layout of an integrated circuit |
-
2014
- 2014-01-28 US US14/166,044 patent/US9613175B2/en not_active Expired - Fee Related
- 2014-12-05 TW TW103142319A patent/TWI608371B/zh active
-
2015
- 2015-01-07 SG SG10201500104XA patent/SG10201500104XA/en unknown
- 2015-01-19 KR KR1020150008730A patent/KR101645633B1/ko active IP Right Grant
- 2015-01-19 DE DE102015200694.8A patent/DE102015200694A1/de not_active Withdrawn
- 2015-01-28 CN CN201510043966.8A patent/CN104809264B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR101645633B1 (ko) | 2016-08-05 |
KR20150089938A (ko) | 2015-08-05 |
US20150213185A1 (en) | 2015-07-30 |
TWI608371B (zh) | 2017-12-11 |
CN104809264A (zh) | 2015-07-29 |
DE102015200694A1 (de) | 2015-07-30 |
TW201531873A (zh) | 2015-08-16 |
CN104809264B (zh) | 2018-08-10 |
US9613175B2 (en) | 2017-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10201500104XA (en) | Method, Computer System and Computer-Readable Storage Medium for Creating a Layout of an Integrated Circuit | |
GB201613109D0 (en) | Computer implemented method and system | |
HK1211096A1 (zh) | 個性化數據搜索方法及裝置 | |
HK1211095A1 (zh) | 大數據處理方法及平台 | |
PL3610749T3 (pl) | Urządzenie do systemu doprowadzania aerozolu i elektroniczny system doprowadzania aerozolu | |
GB2513260B (en) | System and method for quorum-based data recovery | |
HK1221059A1 (zh) | 用於電路保護的系統和方法 | |
SG11201605734TA (en) | Method of forming an integrated circuit and related integrated circuit | |
EP3163441A4 (en) | Computer device and memory starting method for computer device | |
SG10201403477WA (en) | Method, System and Computer Program for Generating Electronic Checklists | |
GB2522102B (en) | A computer implemented system and method for generating a layout of a cell defining a circuit component | |
TWI563907B (en) | Electronic system and docking thereof | |
SG11201702548SA (en) | Computer based translation system and method | |
HK1216460A1 (zh) | 用於電子設備的擴展塢 | |
GB201521669D0 (en) | Personalized image-text creation method and system | |
SG11201608019QA (en) | System and method for facilitating electronic transaction | |
GB201505739D0 (en) | Method and system of delivering localized additional data | |
GB201404100D0 (en) | Method and system for creating reference data | |
GB2549643B (en) | Methods and systems for configuring electronic devices | |
SG11201609165QA (en) | Housing for a computer system, parts of a housing for a computer system, and methods for increasing an airflow in a housing of a computer system | |
GB201411084D0 (en) | A system for processing presentation data, a corresponding method and an electronic presentation aid | |
HK1224125A1 (zh) | 數據生成方法、服務器和定位方法 | |
HK1222011A1 (zh) | 信息搜索方法、信息搜索裝置及電子裝置 | |
GB2547817B (en) | Systems and methods for an expandable packer | |
GB201708938D0 (en) | A system and method for generating electronic inducements respective of location |