SE9902752L - A processor architecture - Google Patents

A processor architecture

Info

Publication number
SE9902752L
SE9902752L SE9902752A SE9902752A SE9902752L SE 9902752 L SE9902752 L SE 9902752L SE 9902752 A SE9902752 A SE 9902752A SE 9902752 A SE9902752 A SE 9902752A SE 9902752 L SE9902752 L SE 9902752L
Authority
SE
Sweden
Prior art keywords
data
instruction
holding means
processor architecture
handling
Prior art date
Application number
SE9902752A
Other languages
English (en)
Other versions
SE9902752D0 (sv
SE516171C2 (sv
Inventor
Robert Tjaernstroem
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9902752A priority Critical patent/SE516171C2/sv
Publication of SE9902752D0 publication Critical patent/SE9902752D0/sv
Priority to JP2001511545A priority patent/JP2003505758A/ja
Priority to DE60031136T priority patent/DE60031136T2/de
Priority to PCT/SE2000/001494 priority patent/WO2001006355A1/en
Priority to EP00950169A priority patent/EP1208427B1/en
Priority to CN00813119A priority patent/CN1375083A/zh
Priority to BR0012580-6A priority patent/BR0012580A/pt
Priority to AU63305/00A priority patent/AU6330500A/en
Publication of SE9902752L publication Critical patent/SE9902752L/sv
Publication of SE516171C2 publication Critical patent/SE516171C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G06F8/31—Programming languages or programming paradigms
    • G06F8/312—List processing, e.g. LISP programming language
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0253—Garbage collection, i.e. reclamation of unreferenced memory
    • G06F12/0261—Garbage collection, i.e. reclamation of unreferenced memory using reference counting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
    • G06F9/463—Program control block organisation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
SE9902752A 1999-07-21 1999-07-21 Processorarkitektur anpassas för programspråk med sekventiellt instruktionsflöde SE516171C2 (sv)

Priority Applications (8)

Application Number Priority Date Filing Date Title
SE9902752A SE516171C2 (sv) 1999-07-21 1999-07-21 Processorarkitektur anpassas för programspråk med sekventiellt instruktionsflöde
JP2001511545A JP2003505758A (ja) 1999-07-21 2000-07-14 プロセッサ・アーキテクチャ
DE60031136T DE60031136T2 (de) 1999-07-21 2000-07-14 Prozessorarchitectur
PCT/SE2000/001494 WO2001006355A1 (en) 1999-07-21 2000-07-14 A processor architecture
EP00950169A EP1208427B1 (en) 1999-07-21 2000-07-14 A processor architecture
CN00813119A CN1375083A (zh) 1999-07-21 2000-07-14 一种处理器结构
BR0012580-6A BR0012580A (pt) 1999-07-21 2000-07-14 Arquitetura de processador adaptada a linguagens de programa
AU63305/00A AU6330500A (en) 1999-07-21 2000-07-14 A processor architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9902752A SE516171C2 (sv) 1999-07-21 1999-07-21 Processorarkitektur anpassas för programspråk med sekventiellt instruktionsflöde

Publications (3)

Publication Number Publication Date
SE9902752D0 SE9902752D0 (sv) 1999-07-21
SE9902752L true SE9902752L (sv) 2001-01-22
SE516171C2 SE516171C2 (sv) 2001-11-26

Family

ID=20416541

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9902752A SE516171C2 (sv) 1999-07-21 1999-07-21 Processorarkitektur anpassas för programspråk med sekventiellt instruktionsflöde

Country Status (8)

Country Link
EP (1) EP1208427B1 (sv)
JP (1) JP2003505758A (sv)
CN (1) CN1375083A (sv)
AU (1) AU6330500A (sv)
BR (1) BR0012580A (sv)
DE (1) DE60031136T2 (sv)
SE (1) SE516171C2 (sv)
WO (1) WO2001006355A1 (sv)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030097537A1 (en) * 2001-10-23 2003-05-22 Sun Microsystems, Inc. Method and apparatus for scoped memory
US8346810B2 (en) * 2011-05-13 2013-01-01 Simplivity Corporation Reference count propagation
US11755484B2 (en) 2015-06-26 2023-09-12 Microsoft Technology Licensing, Llc Instruction block allocation
US10114795B2 (en) * 2016-12-30 2018-10-30 Western Digital Technologies, Inc. Processor in non-volatile storage memory
JP6881256B2 (ja) 2017-11-27 2021-06-02 オムロン株式会社 制御装置、制御方法、およびプログラム

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922414A (en) * 1982-12-17 1990-05-01 Symbolics Inc. Symbolic language data processing system
US4695949A (en) * 1984-07-19 1987-09-22 Texas Instruments Incorporated Method for efficient support for reference counting
JP2501186B2 (ja) * 1985-07-04 1996-05-29 日本電気株式会社 デイジタル信号処理方法およびその装置
US4912629A (en) * 1986-06-26 1990-03-27 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Real-time garbage collection for list processing using restructured cells for increased reference counter size
US4825360A (en) * 1986-07-30 1989-04-25 Symbolics, Inc. System and method for parallel processing with mostly functional languages
SE9002558D0 (sv) * 1990-08-02 1990-08-02 Carlstedt Elektronik Ab Processor
US5535390A (en) * 1994-07-22 1996-07-09 Hildebrandt; Thomas H. Method for reusing temporaries and reclaiming shared memory
WO1996008948A2 (en) * 1994-09-19 1996-03-28 Philips Electronics N.V. Method and apparatus for fast microcontroller context switching

Also Published As

Publication number Publication date
BR0012580A (pt) 2002-07-02
AU6330500A (en) 2001-02-05
EP1208427A1 (en) 2002-05-29
CN1375083A (zh) 2002-10-16
DE60031136T2 (de) 2007-08-16
JP2003505758A (ja) 2003-02-12
EP1208427B1 (en) 2006-10-04
DE60031136D1 (de) 2006-11-16
SE9902752D0 (sv) 1999-07-21
WO2001006355A1 (en) 2001-01-25
SE516171C2 (sv) 2001-11-26

Similar Documents

Publication Publication Date Title
EP1174791A3 (en) Unified data type system and method
DE69815201D1 (de) Beförderung von Ergebnissen von Speicherungsbefehlen
GB2270781B (en) Improved cache system for reducing memory latency times
GB2395323A (en) Removable computer with mass storage
KR930001086A (ko) 집적된 승산/누산 유니트를 갖는 cpu
DE60005563D1 (de) Rechnersysteminitialisierung durch in einem speicher mit sequentiellem zugriff gespeicherten urlade-code
WO2001061478A3 (en) System and method for reducing write traffic in processors
HK1051730A1 (en) Memory reference instructions for micro engine used in multithreaded parallel processor architecture
DE3743515A1 (de) Hochleistungs-mikroprozessor
BR9814779B1 (pt) mÉtodo para controlar acesso a software na armazenagem e sistema para permitir ter acesso controlado ao software em um computador tendo um processador para executar um sistema de operaÇço e dispositivo de armazenagem acessÍvel pelo processador.
BR0110751A (pt) Dispositivo
SE9902752D0 (sv) A processor architecture
MY126041A (en) Device for processing data and corresponding method
ATE475141T1 (de) Cachespeicher und system
EP1124184A3 (en) Privilege promotion in computer systems
TW200719141A (en) Flash memory access method and circuit of an embedded system
EP1296325A3 (en) Image data storage system
EA200000546A1 (ru) Компьютерная система
DE60102777D1 (de) Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen
BR0308268A (pt) Método de pré-busca de dados/instruções relacionados com eventos disparados externamente
EP0333231A3 (en) Microcomputer system capable of accessing to memory at high speed
JPS57157373A (en) Vector processor
MX9300036A (es) Sistema para informar acerca de tiempo y asistencia o acceso controlado medios y metodo
JPS6431228A (en) Instruction prefetching control device
SE9702762L (sv) Metod vid processor för att hantera villkorade hoppinstruktioner samt processor anpassad att verka enligt den angivna metoden

Legal Events

Date Code Title Description
NUG Patent has lapsed