SE8800187L - Foerfarande och anordning vid parallellprocessorarkitektur - Google Patents

Foerfarande och anordning vid parallellprocessorarkitektur

Info

Publication number
SE8800187L
SE8800187L SE8800187A SE8800187A SE8800187L SE 8800187 L SE8800187 L SE 8800187L SE 8800187 A SE8800187 A SE 8800187A SE 8800187 A SE8800187 A SE 8800187A SE 8800187 L SE8800187 L SE 8800187L
Authority
SE
Sweden
Prior art keywords
memory
processor
address
admin
priorities
Prior art date
Application number
SE8800187A
Other languages
English (en)
Other versions
SE8800187D0 (sv
Inventor
Bjarne Haakansson
Tage Larsson
Original Assignee
Bjarne Haakansson
Tage Larsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bjarne Haakansson, Tage Larsson filed Critical Bjarne Haakansson
Priority to SE8800187A priority Critical patent/SE8800187L/sv
Publication of SE8800187D0 publication Critical patent/SE8800187D0/sv
Publication of SE8800187L publication Critical patent/SE8800187L/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
SE8800187A 1988-01-21 1988-01-21 Foerfarande och anordning vid parallellprocessorarkitektur SE8800187L (sv)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SE8800187A SE8800187L (sv) 1988-01-21 1988-01-21 Foerfarande och anordning vid parallellprocessorarkitektur

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8800187A SE8800187L (sv) 1988-01-21 1988-01-21 Foerfarande och anordning vid parallellprocessorarkitektur

Publications (2)

Publication Number Publication Date
SE8800187D0 SE8800187D0 (sv) 1988-01-21
SE8800187L true SE8800187L (sv) 1989-07-22

Family

ID=20371127

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8800187A SE8800187L (sv) 1988-01-21 1988-01-21 Foerfarande och anordning vid parallellprocessorarkitektur

Country Status (1)

Country Link
SE (1) SE8800187L (sv)

Also Published As

Publication number Publication date
SE8800187D0 (sv) 1988-01-21

Similar Documents

Publication Publication Date Title
US4257097A (en) Multiprocessor system with demand assignable program paging stores
US5367690A (en) Multiprocessing system using indirect addressing to access respective local semaphore registers bits for setting the bit or branching if the bit is set
US3665404A (en) Multi-processor processing system having interprocessor interrupt apparatus
FR2472233B1 (fr) Dispositif de commande de memoire pour systeme de traitement des donnees
DE3852989D1 (de) Software-konfigurierbarer Speicher für ein Datenverarbeitungssystem mit graphischer Tätigkeit.
DE2965742D1 (en) Device for page replacement control in a data processing system with a virtual memory
DE3176834D1 (en) Address control means in a data processing system
DE3587960D1 (de) Datenverarbeitungsanlage mit einem Speicherzugriffssteuergerät.
DE3380461D1 (en) Control arrangement for data processing system employing multiple processors
JPS56159725A (en) Module type data processor
ES486103A1 (es) Un sistema de tratamiento de datos
JPS54160138A (en) Cash memory for data processing system
DE2967470D1 (en) Memory system for a data processing system
FR2597229B1 (fr) Dispositif de traitement de cartes a memoire electronique pour la fourniture de prestations
CA2036342A1 (en) Process and apparatus allowing the real-time distribution of data for control of a patterning process
EP0261751A3 (en) Concurrent memory access system
SE8800187L (sv) Foerfarande och anordning vid parallellprocessorarkitektur
JPS56114062A (en) Multiplex information process system
FR2607944B1 (fr) Dispositif de lecture/ecriture pour cartes a memoire electronique
EP0164972A3 (en) Shared memory multiprocessor system
JPS55108027A (en) Processor system
JPS5640391A (en) Multiprocessor control system
JPS56155465A (en) Storage device distributed type multiprocessor system
JPS5643896A (en) Key telephone control circuit
AU4380889A (en) Data processing system wherein a simple peripheral control arrangement enables a cpu to access an enlarged address area

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8800187-0

Effective date: 19900407