SE8604874L - Sett att synkronisera en mottagare vid digital dataoverforing - Google Patents

Sett att synkronisera en mottagare vid digital dataoverforing

Info

Publication number
SE8604874L
SE8604874L SE8604874A SE8604874A SE8604874L SE 8604874 L SE8604874 L SE 8604874L SE 8604874 A SE8604874 A SE 8604874A SE 8604874 A SE8604874 A SE 8604874A SE 8604874 L SE8604874 L SE 8604874L
Authority
SE
Sweden
Prior art keywords
receiver
digital data
synchronize
data transfer
synchronising
Prior art date
Application number
SE8604874A
Other languages
Unknown language ( )
English (en)
Swedish (sv)
Other versions
SE8604874D0 (sv
Inventor
Z Chahabadi
Original Assignee
Kabelmetal Electro Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kabelmetal Electro Gmbh filed Critical Kabelmetal Electro Gmbh
Publication of SE8604874D0 publication Critical patent/SE8604874D0/xx
Publication of SE8604874L publication Critical patent/SE8604874L/

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
SE8604874A 1985-11-15 1986-11-14 Sett att synkronisera en mottagare vid digital dataoverforing SE8604874L (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19853540572 DE3540572A1 (de) 1985-11-15 1985-11-15 Verfahren zur synchronisation eines empfaengers bei der digitalen datenuebertragung

Publications (2)

Publication Number Publication Date
SE8604874D0 SE8604874D0 (sv) 1986-11-14
SE8604874L true SE8604874L (sv) 1987-05-16

Family

ID=6286088

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8604874A SE8604874L (sv) 1985-11-15 1986-11-14 Sett att synkronisera en mottagare vid digital dataoverforing

Country Status (5)

Country Link
DE (1) DE3540572A1 (enExample)
DK (1) DK536086A (enExample)
FI (1) FI864638A7 (enExample)
GB (1) GB2183128A (enExample)
SE (1) SE8604874L (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3804632A1 (de) * 1988-02-15 1989-08-24 Ant Nachrichtentech Verfahren und anordnung zum ermitteln der lage eines empfaengerseitigen worttaktes in relation zu einem gesendeten ppm-schema
US4879731A (en) * 1988-08-24 1989-11-07 Ampex Corporation Apparatus and method for sync detection in digital data
JP2871364B2 (ja) * 1992-12-16 1999-03-17 富士通株式会社 モデムの送信同期装置及び方法
DE4338422C1 (de) * 1993-11-10 1995-02-09 Becker Gmbh Verfahren zur Synchronisation eines RDS-Decoders
DE4338412C1 (de) * 1993-11-10 1995-03-02 Becker Gmbh Verfahren zur Detektion von Informationen im RDS-Datenstrom
SE503920C2 (sv) * 1994-10-03 1996-09-30 Ericsson Telefon Ab L M Sätt att synkronisera signaler och anordning härför
DE19905316A1 (de) 1999-02-09 2000-08-10 Horst Ziegler Datenübertragungssystem, insbesondere zur Verbrauchsdatenerfassung

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2855676A1 (de) * 1978-12-21 1980-07-03 Hertz Inst Heinrich Verfahren und schaltungsanordnung zum ableiten und fortlaufenden ueberwachen von synchronisierkriterien
NL8000607A (nl) * 1980-01-31 1981-09-01 Philips Nv Fm-ontvanger met zenderkarakterisering.
JPS5753880A (en) * 1980-09-12 1982-03-31 Victor Co Of Japan Ltd Detector of periodic signal

Also Published As

Publication number Publication date
SE8604874D0 (sv) 1986-11-14
GB8627298D0 (en) 1986-12-17
GB2183128A (en) 1987-05-28
DE3540572C2 (enExample) 1987-08-20
FI864638L (fi) 1987-05-16
FI864638A7 (fi) 1987-05-16
DK536086A (da) 1987-05-16
DE3540572A1 (de) 1987-05-21
DK536086D0 (da) 1986-11-10
FI864638A0 (fi) 1986-11-14

Similar Documents

Publication Publication Date Title
CA2152781A1 (en) Digital demodulator with frequency and timing control
EP0735716A3 (en) Timing recovery in a network-synchronized modem
DE69113038D1 (de) Taktrückgewinnungsschaltung ohne anhebung des jitters.
ATE142831T1 (de) Digitaler phasenregelkreis
EP0735717A3 (en) Timing recovery in a network-synchronized modem
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
DE3788030D1 (de) Taktwiedergewinnungsvorrichtung.
SE8604874D0 (sv) Sett att synkronisera en mottagare vid digital dataoverforing
DE3768127D1 (de) Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung.
JPS56153513A (en) Data recovering method using variable window
AU582317B2 (en) Method and arrangement for extracting an auxiliary data clock from the clock and/or the clock-phase of a synchronous or plesiochronous digital signal
EP0236017A3 (en) Synchronizing signal decoding
EP0247720A3 (en) Clock signal extraction apparatus
ATE14058T1 (de) Digitales nachrichtenuebertragungssystem.
GB8618279D0 (en) Casement fastener
FI872039A0 (fi) Flussmedel foer anvaendning vid staolframstaellning.
EP0108702A3 (en) Serial to parallel data conversion circuit
EP0720319A3 (en) Clock recovery extrapolation
CA2092786A1 (en) Synchronization method and device realizing said method
JPS54148413A (en) Reproduction system for timing information
JPS5781752A (en) Demodulating circuit for transmission system of same direction data
DE3789498D1 (de) Mac-format mit alternierenden gleichstrompegel- und taktwiedergewinnungssignalen.
JPS5739639A (en) Delay type phase correction system
ATE57282T1 (de) Anordnung zur ueberwachung eines pcm- oder dsger|ts oder eines digitalsignal-kanalverteilers fuer n-bit-multiplexsignale.
GB8618280D0 (en) Casement fastener

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8604874-1

Effective date: 19910601