SE8406242D0 - Encryption and decryption device - Google Patents

Encryption and decryption device

Info

Publication number
SE8406242D0
SE8406242D0 SE8406242A SE8406242A SE8406242D0 SE 8406242 D0 SE8406242 D0 SE 8406242D0 SE 8406242 A SE8406242 A SE 8406242A SE 8406242 A SE8406242 A SE 8406242A SE 8406242 D0 SE8406242 D0 SE 8406242D0
Authority
SE
Sweden
Prior art keywords
multiplexer
grid
bit
input
inputs
Prior art date
Application number
SE8406242A
Other languages
Swedish (sv)
Other versions
SE8406242L (en
SE447859B (en
Inventor
S Santesson
Original Assignee
Datakonsult I Malmo Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Datakonsult I Malmo Ab filed Critical Datakonsult I Malmo Ab
Priority to SE8406242A priority Critical patent/SE447859B/en
Publication of SE8406242D0 publication Critical patent/SE8406242D0/en
Priority to PCT/SE1986/000275 priority patent/WO1987007796A1/en
Priority to KR1019880700146A priority patent/KR920001575B1/en
Publication of SE8406242L publication Critical patent/SE8406242L/en
Publication of SE447859B publication Critical patent/SE447859B/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04KSECRET COMMUNICATION; JAMMING OF COMMUNICATION
    • H04K1/00Secret communication
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/12Transmitting and receiving encryption devices synchronised or initially set up in a particular manner
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12Details relating to cryptographic hardware or logic circuitry

Abstract

An input (1) is provided for data in clear text from the transmitter. An outlet (2) for encoded information, a mixer (3) consisting of an EXOR grid, a coder (4) for production of code bit sequences, and components (6,7,8) for selection control are also included. The coder, which has an input connected to the mixer output, comprises a 16-bit shift register (9), a memory (5), which may be a byte-organised ROM or EPROM, and a multiplexer (10). The thirteen first bits of the shift register are connected to the memory address inputs and its last three bits are coupled to the address inputs of the multiplexer. The outputs of the memory are connected to the inputs of the multiplexer. Selections may be made as to whether an incoming data bit shall be encoded or not, and whether an encoded bit shall be loaded into the register or not. Choice is controlled by a programmable control (8). For each word bit, a signal is sent to the grid inputs for appropriate choice determn. One grid (7) receives on its other input a code bit from the multiplexer, and has its outlet connected to the mixer. The other grid (6) output is connected to an activation input on the register.
SE8406242A 1984-12-10 1984-12-10 Encoding and decoding appts. SE447859B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
SE8406242A SE447859B (en) 1984-12-10 1984-12-10 Encoding and decoding appts.
PCT/SE1986/000275 WO1987007796A1 (en) 1984-12-10 1986-06-09 Ciphering and deciphering device
KR1019880700146A KR920001575B1 (en) 1984-12-10 1986-06-09 Ciphering and deciphering device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8406242A SE447859B (en) 1984-12-10 1984-12-10 Encoding and decoding appts.

Publications (3)

Publication Number Publication Date
SE8406242D0 true SE8406242D0 (en) 1984-12-10
SE8406242L SE8406242L (en) 1986-06-11
SE447859B SE447859B (en) 1986-12-15

Family

ID=20358096

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8406242A SE447859B (en) 1984-12-10 1984-12-10 Encoding and decoding appts.

Country Status (3)

Country Link
KR (1) KR920001575B1 (en)
SE (1) SE447859B (en)
WO (1) WO1987007796A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2027105A6 (en) * 1990-05-10 1992-05-16 Amper Datos S A Cipher machine.
NL9400428A (en) * 1994-03-18 1995-11-01 Nederland Ptt Device for cryptographically processing data packets, as well as a method of generating cryptographic processing data.
US5825889A (en) * 1996-10-15 1998-10-20 Ericsson Inc. Use of duplex cipher algorithms for satellite channels with delay

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH539989A (en) * 1971-04-19 1973-07-31 Gretag Ag Method and device for encrypted message transmission
US4176247A (en) * 1973-10-10 1979-11-27 Sperry Rand Corporation Signal scrambler-unscrambler for binary coded transmission system
SE380696B (en) * 1974-03-20 1975-11-10 Philips Svenska Ab WAY TO CREATE A PSEUDOS RANDOM BIT SEQUENCE AND DEVICE FOR PERFORMING THE SET.
US4133974A (en) * 1976-11-05 1979-01-09 Datotek, Inc. System for locally enciphering prime data
FR2467515A1 (en) * 1979-10-10 1981-04-17 Telediffusion Fse SYSTEM FOR ENCRYPTING AND DECRYPTING A DIGITAL SIGNAL

Also Published As

Publication number Publication date
SE8406242L (en) 1986-06-11
KR920001575B1 (en) 1992-02-18
SE447859B (en) 1986-12-15
WO1987007796A1 (en) 1987-12-17
KR880701502A (en) 1988-07-27

Similar Documents

Publication Publication Date Title
DE3687235D1 (en) DEVICE FOR ENCRYPTION AND UNLOCKING.
DE68914322D1 (en) Dynamic feedback device for an obfuscation key generator.
EP0040309A3 (en) A recursively operating information handling system and apparatus for recursively decoding an instantaneous fifo binary arithmetic number string
EP0034036A3 (en) Encoders and decoders for cyclic block codes
GB1256250A (en) Improvements in or relating to electronic data processing
ATE52402T1 (en) CMI DECODER.
GB1105582A (en) Information processing systems
EP0234354A3 (en) Apparatus for decoding a digital signal
SE8406242D0 (en) Encryption and decryption device
JPS5579565A (en) Picture signal decoding system
CA1205540A (en) Communications scrambling systems
ATE9622T1 (en) SYSTEM FOR PROCESSING AND TRANSMISSION OF PCM SIGNALS.
ES2066121T3 (en) PCM COMMUNICATION SYSTEM.
ES8606759A1 (en) Method of encoding a stream of data bits, arrangement for performing the method and arrangement for decoding the stream of channel bits obtained in accordance with this method
KR970050868A (en) Parallel CRC decoder
SU471583A1 (en) Device for transmitting information from a digital computer to a communication line
ES318469A1 (en) Binary to multilevel conversion by combining redundant information signal with transition encoded information signal
JPS5515598A (en) Decoding method and decoder for multi-bit digital signal
JPS5478634A (en) Input/output interface
SU853809A2 (en) Decoding device
JPS5710566A (en) Decoding circuit
JPS5643849A (en) Check code transmission system of data transmission using push-button dial signal
SU474808A1 (en) Device for reducing redundancy of information
JPS5696553A (en) Code conversion circuit
SU799135A2 (en) Device for majority decoding of binary codes at triple doubling of messages

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8406242-1

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8406242-1

Format of ref document f/p: F