SE8305290L - COMPUTER MEMORY MANAGER - Google Patents

COMPUTER MEMORY MANAGER

Info

Publication number
SE8305290L
SE8305290L SE8305290A SE8305290A SE8305290L SE 8305290 L SE8305290 L SE 8305290L SE 8305290 A SE8305290 A SE 8305290A SE 8305290 A SE8305290 A SE 8305290A SE 8305290 L SE8305290 L SE 8305290L
Authority
SE
Sweden
Prior art keywords
mmu
memory
computer memory
stored
prevent
Prior art date
Application number
SE8305290A
Other languages
Unknown language ( )
Swedish (sv)
Other versions
SE8305290D0 (en
SE464052B (en
Inventor
P A Baker
G L Marten
Original Assignee
Apple Computer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Computer filed Critical Apple Computer
Publication of SE8305290D0 publication Critical patent/SE8305290D0/en
Publication of SE8305290L publication Critical patent/SE8305290L/en
Publication of SE464052B publication Critical patent/SE464052B/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism

Abstract

An improved memory management unit (MMU) for interfacing between a CPU and a main computer memory to convert logical addresses to physical addresses. The MMU's memory 20 provides sufficient capacity to permit relocation data and limit data to be stored for a plurality of processes, and thus, allows several programs to be run without reprogramming the MMU. Special "access" bits are also stored in the MMU's memory which, by way of example, prevent the writing into program, accessing of unselected processes or user access to certain memory locations to prevent, for instance, the copying of an operating system. <IMAGE>
SE8305290A 1982-09-29 1983-09-29 MEMORY MANAGER DRIVES COMPUTERS SE464052B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US42686982A 1982-09-29 1982-09-29

Publications (3)

Publication Number Publication Date
SE8305290D0 SE8305290D0 (en) 1983-09-29
SE8305290L true SE8305290L (en) 1984-03-30
SE464052B SE464052B (en) 1991-02-25

Family

ID=23692542

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8305290A SE464052B (en) 1982-09-29 1983-09-29 MEMORY MANAGER DRIVES COMPUTERS

Country Status (12)

Country Link
JP (1) JPS5979367A (en)
AU (1) AU559067B2 (en)
CA (1) CA1197020A (en)
DE (1) DE3333894A1 (en)
FR (1) FR2533736A1 (en)
GB (1) GB2127994B (en)
IL (1) IL69784A (en)
IN (1) IN161125B (en)
IT (1) IT1221741B (en)
NZ (1) NZ205486A (en)
SE (1) SE464052B (en)
ZA (1) ZA836384B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2176918B (en) * 1985-06-13 1989-11-01 Intel Corp Memory management for microprocessor system
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
JP2522248B2 (en) * 1986-05-24 1996-08-07 株式会社日立製作所 Storage device access mechanism
AU595378B2 (en) * 1986-08-22 1990-03-29 Commonwealth Scientific And Industrial Research Organisation Content-addressable memory system with active memory circuit
EP0262486B1 (en) * 1986-09-25 1993-11-18 Siemens Aktiengesellschaft Address management unit of a central multiprocessor control unit of a telecommunication exchange system
FR2618578A1 (en) * 1987-07-21 1989-01-27 Digilog On-board modular computer system with integrated virtual memory
DE3901457A1 (en) * 1989-01-19 1990-08-02 Strahlen Umweltforsch Gmbh METHOD FOR ADDRESS AREA MONITORING IN REAL-TIME DATA PROCESSING DEVICES
US5617554A (en) * 1992-02-10 1997-04-01 Intel Corporation Physical address size selection and page size selection in an address translator
US5752275A (en) * 1995-03-31 1998-05-12 Intel Corporation Translation look-aside buffer including a single page size translation unit
JP2005100262A (en) 2003-09-26 2005-04-14 Seiko Epson Corp Device, program and method for managing memory

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5315779B2 (en) * 1973-08-16 1978-05-27
GB1498116A (en) * 1974-04-18 1978-01-18 Honeywell Inf Systems Data processing systems
US3938100A (en) * 1974-06-07 1976-02-10 Control Data Corporation Virtual addressing apparatus for addressing the memory of a computer utilizing associative addressing techniques
US3999052A (en) * 1975-06-18 1976-12-21 International Business Machines Corporation Upper bounds address checking system for providing storage protection for a digital data processor
US4037215A (en) * 1976-04-30 1977-07-19 International Business Machines Corporation Key controlled address relocation translation system
GB1585960A (en) * 1976-07-30 1981-03-11 Plessey Co Ltd Information flow security mechanisms for data processing systems
US4093986A (en) * 1976-12-27 1978-06-06 International Business Machines Corporation Address translation with storage protection
JPS5436144A (en) * 1977-08-26 1979-03-16 Toshiba Corp Address conversion unit
DE2837241C2 (en) * 1978-08-25 1982-05-06 Siemens AG, 1000 Berlin und 8000 München Device for securing data against unauthorized access
US4366537A (en) * 1980-05-23 1982-12-28 International Business Machines Corp. Authorization mechanism for transfer of program control or data between different address spaces having different storage protect keys

Also Published As

Publication number Publication date
ZA836384B (en) 1984-05-30
JPS5979367A (en) 1984-05-08
AU559067B2 (en) 1987-02-19
GB2127994A (en) 1984-04-18
AU1894083A (en) 1984-04-05
CA1197020A (en) 1985-11-19
SE8305290D0 (en) 1983-09-29
SE464052B (en) 1991-02-25
NZ205486A (en) 1987-02-20
IT8322960A0 (en) 1983-09-22
GB8316129D0 (en) 1983-07-20
DE3333894C2 (en) 1993-04-01
FR2533736A1 (en) 1984-03-30
IT1221741B (en) 1990-07-12
GB2127994B (en) 1987-01-21
IN161125B (en) 1987-10-10
IL69784A0 (en) 1983-12-30
IL69784A (en) 1986-12-31
DE3333894A1 (en) 1984-03-29

Similar Documents

Publication Publication Date Title
Gorman Understanding the Linux virtual memory manager
US6112285A (en) Method, system and computer program product for virtual memory support for managing translation look aside buffers with multiple page size support
Wilkes et al. The Cambridge CAP computer and its operating system
US4757438A (en) Computer system enabling automatic memory management operations
US4775932A (en) Computer memory system with parallel garbage collection independent from an associated user processor
Lampson et al. An open operating system for a single-user machine
US4742447A (en) Method to control I/O accesses in a multi-tasking virtual memory virtual machine type data processing system
EP3702924A1 (en) Technology for managing memory tags
US5182805A (en) Method and system for determining copy-on-write condition
US4989137A (en) Computer memory system
US8825718B2 (en) Methods and apparatus for marking objects for garbage collection in an object-based memory system
US7149873B2 (en) Methods and apparatus for a dual address space operating system
US4498132A (en) Data processing system using object-based information and a protection scheme for determining access rights to such information and using multilevel microcode techniques
KR870000645A (en) Direct I / O Devices in Virtual Memory Systems
SE8405456D0 (en) VERY FAST MEMORY AND MEMORY MANAGEMENT SYSTEM
US7039769B2 (en) Direct addressed shared compressed memory system
JPS62165249A (en) Automatic enlargement of segment size in page segmenting virtual memory data processing system
EP0251056A3 (en) Cache tag lookaside
SE8305290D0 (en) COMPUTER MEMORY MANAGER
US5175830A (en) Method for executing overlays in an expanded memory data processing system
US7644114B2 (en) System and method for managing memory
BR9406910A (en) Method of Gaining Data Access to Data from a Primary Memory-Based Database
JP4047281B2 (en) How to synchronize cache memory with main memory
Rosenberg et al. Addressing mechanisms for large virtual memories
US4656579A (en) Digital data processing system having a uniquely organized memory system and means for storing and accessing information therein

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8305290-2

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8305290-2

Format of ref document f/p: F