SE519920C2 - Förfarande och anordning för genomförande av busstransaktioner i ett datorsystem - Google Patents
Förfarande och anordning för genomförande av busstransaktioner i ett datorsystemInfo
- Publication number
- SE519920C2 SE519920C2 SE9504582A SE9504582A SE519920C2 SE 519920 C2 SE519920 C2 SE 519920C2 SE 9504582 A SE9504582 A SE 9504582A SE 9504582 A SE9504582 A SE 9504582A SE 519920 C2 SE519920 C2 SE 519920C2
- Authority
- SE
- Sweden
- Prior art keywords
- bus
- agent
- token
- address
- response
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/085,541 US5568620A (en) | 1993-06-30 | 1993-06-30 | Method and apparatus for performing bus transactions in a computer system |
PCT/US1994/004745 WO1995001603A1 (en) | 1993-06-30 | 1994-05-02 | Method and apparatus for performing bus transactions in a computer system |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9504582L SE9504582L (sv) | 1995-12-21 |
SE9504582D0 SE9504582D0 (sv) | 1995-12-21 |
SE519920C2 true SE519920C2 (sv) | 2003-04-29 |
Family
ID=22192298
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9504582A SE519920C2 (sv) | 1993-06-30 | 1995-12-21 | Förfarande och anordning för genomförande av busstransaktioner i ett datorsystem |
Country Status (3)
Country | Link |
---|---|
US (1) | US5903738A (hu) |
SE (1) | SE519920C2 (hu) |
TW (1) | TW255022B (hu) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7555603B1 (en) * | 1998-12-16 | 2009-06-30 | Intel Corporation | Transaction manager and cache for processing agent |
US6442629B1 (en) * | 1999-11-09 | 2002-08-27 | International Business Machines Corporation | Bus protocol and token manager for execution of global operations utilizing a single token with multiple operations with explicit release |
US6460100B1 (en) | 1999-11-09 | 2002-10-01 | International Business Machines Corporation | Bus snooper for SMP execution of global operations utilizing a single token with implied release |
US6553442B1 (en) | 1999-11-09 | 2003-04-22 | International Business Machines Corporation | Bus master for SMP execution of global operations utilizing a single token with implied release |
US6516368B1 (en) | 1999-11-09 | 2003-02-04 | International Business Machines Corporation | Bus master and bus snooper for execution of global operations utilizing a single token for multiple operations with explicit release |
US6480915B1 (en) | 1999-11-09 | 2002-11-12 | International Business Machines Corporation | Bus protocol and token manager for SMP execution of global operations utilizing a single token with implied release |
US6460101B1 (en) | 1999-11-09 | 2002-10-01 | International Business Machines Corporation | Token manager for execution of global operations utilizing multiple tokens |
US6507880B1 (en) | 1999-11-09 | 2003-01-14 | International Business Machines Corporation | Bus protocol, bus master and bus snooper for execution of global operations utilizing multiple tokens |
US6609171B1 (en) | 1999-12-29 | 2003-08-19 | Intel Corporation | Quad pumped bus architecture and protocol |
US6742160B2 (en) | 2001-02-14 | 2004-05-25 | Intel Corporation | Checkerboard parity techniques for a multi-pumped bus |
US7085889B2 (en) * | 2002-03-22 | 2006-08-01 | Intel Corporation | Use of a context identifier in a cache memory |
US6920514B2 (en) * | 2002-10-10 | 2005-07-19 | International Business Machines Corporation | Method, apparatus and system that cache promotion information within a processor separate from instructions and data |
US7139854B2 (en) * | 2003-06-10 | 2006-11-21 | Texas Instruments Incorporated | Pipelining access to serialization tokens on a bus |
CN102521190A (zh) * | 2011-12-19 | 2012-06-27 | 中国科学院自动化研究所 | 一种应用于实时数据处理的多级总线系统 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4181974A (en) * | 1978-01-05 | 1980-01-01 | Honeywell Information Systems, Inc. | System providing multiple outstanding information requests |
US4488232A (en) * | 1981-10-02 | 1984-12-11 | Hughes Aircraft Company | Self-adjusting, distributed control, access method for a multiplexed single-signal data bus |
JPH0632056B2 (ja) * | 1985-05-31 | 1994-04-27 | 松下電器産業株式会社 | デ−タ処理装置 |
US4807118A (en) * | 1987-01-14 | 1989-02-21 | Hewlett-Packard Company | Method for handling slot requests over a network |
US5235684A (en) * | 1988-06-30 | 1993-08-10 | Wang Laboratories, Inc. | System bus having multiplexed command/id and data |
US5006982A (en) * | 1988-10-21 | 1991-04-09 | Siemens Ak. | Method of increasing the bandwidth of a packet bus by reordering reply packets |
US5197137A (en) * | 1989-07-28 | 1993-03-23 | International Business Machines Corporation | Computer architecture for the concurrent execution of sequential programs |
-
1995
- 1995-01-10 TW TW084100184A patent/TW255022B/zh not_active IP Right Cessation
- 1995-12-21 SE SE9504582A patent/SE519920C2/sv not_active IP Right Cessation
-
1996
- 1996-09-17 US US08/715,049 patent/US5903738A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
SE9504582L (sv) | 1995-12-21 |
US5903738A (en) | 1999-05-11 |
TW255022B (hu) | 1995-08-21 |
SE9504582D0 (sv) | 1995-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100253753B1 (ko) | 지연 트랜잭션을 실행하기 위한 장치 및 방법 | |
EP0694849B1 (en) | Method for performing bus transactions in a computer system and computer system | |
CA2186598C (en) | Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge | |
US6012118A (en) | Method and apparatus for performing bus operations in a computer system using deferred replies returned without using the address bus | |
US5003465A (en) | Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device | |
US5377332A (en) | Bus arbitration algorithm and apparatus | |
US6636927B1 (en) | Bridge device for transferring data using master-specific prefetch sizes | |
JPS60246460A (ja) | デジタルコンピユ−タ−システムで交信路の制御を割当てる調停機構 | |
SE519920C2 (sv) | Förfarande och anordning för genomförande av busstransaktioner i ett datorsystem | |
EP0981093A2 (en) | Method and apparatus for performing transactions in a data processing system | |
JPH10320282A (ja) | 仮想キャッシュ・コントロール方法及び装置 | |
JP3641003B2 (ja) | 調停機構付きバス・システム | |
EP0512685B1 (en) | Quadrature bus protocol for carrying out transactions in a computer system | |
US6604159B1 (en) | Data release to reduce latency in on-chip system bus | |
US6260091B1 (en) | Method and apparatus for performing out-of-order bus operations in which an agent only arbitrates for use of a data bus to send data with a deferred reply | |
US5815674A (en) | Method and system for interfacing a plurality of bus requesters with a computer bus | |
US5241628A (en) | Method wherein source arbitrates for bus using arbitration number of destination | |
US8135878B1 (en) | Method and apparatus for improving throughput on a common bus | |
JP2003316724A (ja) | 制御チップセット間の信号送信デバイス | |
US6694400B1 (en) | PCI system controller capable of delayed transaction | |
US6889295B2 (en) | Re-ordering requests for shared resources | |
JP3441521B2 (ja) | バス・トランザクション実行の方法と装置 | |
JP2727514B2 (ja) | 転送先id指定回路 | |
EP0690387B1 (en) | Early arbitration | |
JP2002278923A (ja) | バスシステム,バス制御方式及びそのバス変換装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |