SE516467C2 - Metod och anordning vid faltning - Google Patents

Metod och anordning vid faltning

Info

Publication number
SE516467C2
SE516467C2 SE0001909A SE0001909A SE516467C2 SE 516467 C2 SE516467 C2 SE 516467C2 SE 0001909 A SE0001909 A SE 0001909A SE 0001909 A SE0001909 A SE 0001909A SE 516467 C2 SE516467 C2 SE 516467C2
Authority
SE
Sweden
Prior art keywords
impulse response
register
samples
input signal
buffer
Prior art date
Application number
SE0001909A
Other languages
English (en)
Swedish (sv)
Other versions
SE0001909L (enExample
SE0001909D0 (sv
Inventor
Lars Philipson
Original Assignee
Philipson Lars H G
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philipson Lars H G filed Critical Philipson Lars H G
Priority to SE0001909A priority Critical patent/SE516467C2/sv
Publication of SE0001909D0 publication Critical patent/SE0001909D0/xx
Priority to PCT/SE2001/001074 priority patent/WO2001090927A1/en
Priority to AU58989/01A priority patent/AU5898901A/en
Publication of SE0001909L publication Critical patent/SE0001909L/xx
Publication of SE516467C2 publication Critical patent/SE516467C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/15—Correlation function computation including computation of convolution operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
SE0001909A 2000-05-19 2000-05-19 Metod och anordning vid faltning SE516467C2 (sv)

Priority Applications (3)

Application Number Priority Date Filing Date Title
SE0001909A SE516467C2 (sv) 2000-05-19 2000-05-19 Metod och anordning vid faltning
PCT/SE2001/001074 WO2001090927A1 (en) 2000-05-19 2001-05-16 Method and device in a convolution process
AU58989/01A AU5898901A (en) 2000-05-19 2001-05-16 Method and device in a convolution process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0001909A SE516467C2 (sv) 2000-05-19 2000-05-19 Metod och anordning vid faltning

Publications (3)

Publication Number Publication Date
SE0001909D0 SE0001909D0 (sv) 2000-05-19
SE0001909L SE0001909L (enExample) 2001-11-20
SE516467C2 true SE516467C2 (sv) 2002-01-15

Family

ID=20279792

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0001909A SE516467C2 (sv) 2000-05-19 2000-05-19 Metod och anordning vid faltning

Country Status (3)

Country Link
AU (1) AU5898901A (enExample)
SE (1) SE516467C2 (enExample)
WO (1) WO2001090927A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7107304B2 (en) * 2001-11-30 2006-09-12 Apple Computer, Inc. Single-channel convolution in a vector processing computer system
CN106250103A (zh) * 2016-08-04 2016-12-21 东南大学 一种卷积神经网络循环卷积计算数据重用的系统

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4862402A (en) * 1986-07-24 1989-08-29 North American Philips Corporation Fast multiplierless architecture for general purpose VLSI FIR digital filters with minimized hardware
SE9102333D0 (sv) * 1991-08-12 1991-08-12 Jiri Klokocka Foerfarande och anordning foer digital filtrering
US5814750A (en) * 1995-11-09 1998-09-29 Chromatic Research, Inc. Method for varying the pitch of a musical tone produced through playback of a stored waveform
US6000834A (en) * 1997-08-06 1999-12-14 Ati Technologies Audio sampling rate conversion filter

Also Published As

Publication number Publication date
SE0001909L (enExample) 2001-11-20
SE0001909D0 (sv) 2000-05-19
AU5898901A (en) 2001-12-03
WO2001090927A1 (en) 2001-11-29

Similar Documents

Publication Publication Date Title
US5297070A (en) Transform processing circuit
EP0253475B1 (en) Multistage digital signal multiplying and adding apparatus
US4766561A (en) Method and apparatus for implementing multiple filters with shared components
JP2664666B2 (ja) プロセッサ
Cappello et al. Digital signal processing applications of systolic algorithms
JPS6125188B2 (enExample)
JPH05189471A (ja) バタフライ形演算装置
KR20040097339A (ko) 프라임 팩터 알고리즘을 사용한 최적화된 이산 푸리에변환 방법 및 장치
US6788738B1 (en) Filter accelerator for a digital signal processor
EP0373468A2 (en) A pipelined processor for implementing the least-mean-squares algorithm
US5025408A (en) Bit serial multiplier with parallel-in-serial-out carry and partial product shift registers
CA1321838C (en) Apparatus and method for flexible control of digital signal processing devices
SE516467C2 (sv) Metod och anordning vid faltning
WO1986002181A1 (en) A digital signal processor for single cycle multiply/accumulation
US4740906A (en) Digital lattice filter with multiplexed fast adder/full adder for performing sequential multiplication and addition operations
JP4796339B2 (ja) メモリの読み出し及び書き込み方法
EP0474246A2 (en) Image signal processor
Chen et al. Simplified odd-even sort using multiple shift-register loops
Cohen A mathematical approach to computational network design
EP0080266A2 (en) Discrete fourier transform circuit
EP0500048A2 (en) Orthogonal transform apparatus for video signal processing
US6976047B1 (en) Skipped carry incrementer for FFT address generation
JP4295234B2 (ja) Ｆｉｒ型デジタルフィルタ
Ungerboeck et al. The SP16 signal processor
JP3790091B2 (ja) １次元離散フーリエ変換回路

Legal Events

Date Code Title Description
NUG Patent has lapsed