SE464377B - Method of checking the functioning of an error-correction circuit - Google Patents

Method of checking the functioning of an error-correction circuit

Info

Publication number
SE464377B
SE464377B SE8406313A SE8406313A SE464377B SE 464377 B SE464377 B SE 464377B SE 8406313 A SE8406313 A SE 8406313A SE 8406313 A SE8406313 A SE 8406313A SE 464377 B SE464377 B SE 464377B
Authority
SE
Sweden
Prior art keywords
correction circuit
error correction
word
memory
error
Prior art date
Application number
SE8406313A
Other languages
Swedish (sv)
Other versions
SE8406313D0 (en
SE8406313L (en
Inventor
L-Aa Aspelin
B J A Nyman
Original Assignee
Ellemtel Utvecklings Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ellemtel Utvecklings Ab filed Critical Ellemtel Utvecklings Ab
Priority to SE8406313A priority Critical patent/SE464377B/en
Publication of SE8406313D0 publication Critical patent/SE8406313D0/en
Publication of SE8406313L publication Critical patent/SE8406313L/en
Publication of SE464377B publication Critical patent/SE464377B/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Method of checking the functioning of the error- correction circuit in a computer comprising a memory and an error-correction circuit. By extending the functioning of the error-correction circuit to include handling one or more parity bits belonging to a word in the same way as the bits in said word are handled, and by carrying out a parity check on the unread word before the data bus is opened for transmission of the word, a test for the functioning of the error-correction circuit is obtained. <IMAGE>

Description

464 377 1D 15 2D REDOGÖRELSE FÖR UPPFINNINGEN Uppfinningen, vars kännetecken framgår av bifogade patentkrav, utgör ett sätt att i en dator omfattande ett minne och en felkorrigeringskrets kontrollera felkorrigeringskretsens funktion på ett enkelt sätt med ett minimum av komponent- och programuppbad. 464 377 1D 15 2D DESCRIPTION OF THE INVENTION The invention, the features of which appear from the appended claims, constitutes a method to check in a computer comprising a memory and an error correction circuit the function of the error correction circuit in a simple manner with a minimum of component and software deployment.

F IGURBESKRIVNING Uppfinningen beskrivs närmare i anslutning till bifogade ritning, där fig. 1 visar ett blockschema över för uppfinningen väsentliga delar av en dator.F IGUR DESCRIPTION The invention is described in more detail in connection with the accompanying drawing, in which Fig. 1 shows a block diagram of essential parts of a computer for the invention.

F ÖREDRAGEN UTFÖRINGSFORM Fig. 1 visar en dator 1 med en centralenhet 2 och ett symboliskt antytt första paritetskontrollorgan 3 samt en databus 4. Bussen har 17 ledare; 16 för transmission av ett dataord och 1 för transmission av en paritetsbit. Till bussen är anslutet ett minne 5, en felkorrigeringskrets 6 och ett andra paritets- kontrollorgan 7. Till skillnad från den inledningsvis beskrivna felkorrigerings- kretsen behandlar felkorrigeringskretsen 6 även nämnda paritetsbit som vore det en bit i dataordet. De 17 bitarna genererar vid inskrivning i minnet 5 ett 5- bitars första checkord. I minnet lagras följaktligen per ord 16 bitar plus 1 paritetsbit plus 5 checkbitar; totalt 22 bitar. Vid utläsning till exempelvis centralenheten 2 över bussen 4 av ordet med sin paritetsbit genereras i felkorrigeringskretsen 6 ett andra checkord pa samma sätt, som det första checkordet genererades. Efter jämförelse mellan ovan nämnda checkord och eventuell felkorrigering utföres paritetskontroll i parítetskontrollorganet 7 innan databussen 4 öppnas för transmission. Skulle paritetsfel efter upprepade utläsningsförsök föreligga vid denna kontroll förutsätts felkorrigeringskretsens funktion vara felaktig, varvid felsignal avges till en larmkrets.PREFERRED EMBODIMENT Fig. 1 shows a computer 1 with a central unit 2 and a symbolically indicated first parity check body 3 and a data bus 4. The bus has 17 conductors; 16 for transmission of a data word and 1 for transmission of a parity bit. To the bus a memory 5, an error correction circuit 6 and a second parity circuit are connected. control means 7. In contrast to the error correction procedure initially described, the circuit also handles the error correction circuit 6 as said parity bit which would be it a bit in the data word. When written into the memory 5, the 17 bits generate a 5- bit first checkword. Consequently, 16 bits plus 1 are stored in the memory per word parity bit plus 5 check bits; a total of 22 bits. When reading to, for example the central unit 2 over the bus 4 of the word with its parity bit is generated in the error correction circuit 6 a second checkword in the same way as the first the checkword was generated. After comparison between the above mentioned checkword and any error correction, parity check is performed in the parity check body 7 before the data bus 4 is opened for transmission. Would parity error after repeated read attempts to be present at this check are assumed to be in the error correction circuit function be incorrect, whereby an error signal is given to an alarm circuit.

Claims (1)

'IO 15 PATENTKRAV Sätt att i en dator omfattande ett minne och en felkorrigeringskrets kontrollera om enbitsfel föreligger i hanteringen av data i felkorrigeringskretsen, vilken felkorrigeringskrets är anordnad att i samband med att ett ord skall inskrivas i minnet generera checkbitar för inskrivning i minnet tillsammans med ordet, vilken felkorrigeringskrets dessutom är anordnad att i samband med utläsning av ett ord från minnet utföra en felkontroll med hjälp av de tillsammans med ordet lagrade checkbitarna, vilket sätt k ä n n e t e c k n a s av att ett ord som skall inskrivas i minnet utformas så att det innefattar en paritetsbit, att paritetskontroll utföres pa ordet innefattande paritetsbiten före inskrivningen i minnet, att med felkorrigeringskretsen genereras checkbitar utgående från partitetskontrollerade ord inklusive paritetsbitar vilka checkbitar inskrives i minnet tillsammans med orden, att vid utläsning ur minnet utförs med fel- korrigeringskretsen en felkorrigering av utlästa ord med hjälp av checkbitarna, att en paritetskontroll utförs på de av felkorrigeringskretsen felkorrigerade orden med hjälp av paritetsbitarna, samt att enbitsfel anses föreligga i felkorrigeringskretsen om sistnämnda paritetskontroll utvisar att ett utläst och felkorrigerat ord har fel paritet.IO 15 PATENT REQUIREMENTS In a computer comprising a memory and an error correction circuit, it is checked whether a one-bit error exists in the handling of data in the error correction circuit, which error correction circuit is arranged to generate check bits for writing in the memory together with the word in connection with a word to be written in the memory. , which error correction circuit is further arranged to perform an error check in connection with reading a word from the memory by means of the check bits stored together with the word, which way is characterized in that a word to be written in the memory is designed so that it comprises a parity bit , that parity check is performed on the word including the parity bit before the entry in the memory, that with the error correction circuit check bits are generated based on partition checked words including parity bits which check bits are written in the memory together with the words, that when read from the memory an error correction is performed with the error correction circuit. read words with the aid of the check bits, that a parity check is performed on the words incorrectly corrected by the error correction circuit with the aid of the parity bits, and that one-bit errors are considered to exist in the error correction circuit if the latter parity check shows that a read and error-corrected word has the wrong parity.
SE8406313A 1984-12-12 1984-12-12 Method of checking the functioning of an error-correction circuit SE464377B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SE8406313A SE464377B (en) 1984-12-12 1984-12-12 Method of checking the functioning of an error-correction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8406313A SE464377B (en) 1984-12-12 1984-12-12 Method of checking the functioning of an error-correction circuit

Publications (3)

Publication Number Publication Date
SE8406313D0 SE8406313D0 (en) 1984-12-12
SE8406313L SE8406313L (en) 1986-06-13
SE464377B true SE464377B (en) 1991-04-15

Family

ID=20358136

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8406313A SE464377B (en) 1984-12-12 1984-12-12 Method of checking the functioning of an error-correction circuit

Country Status (1)

Country Link
SE (1) SE464377B (en)

Also Published As

Publication number Publication date
SE8406313D0 (en) 1984-12-12
SE8406313L (en) 1986-06-13

Similar Documents

Publication Publication Date Title
EP0186719B1 (en) Device for correcting errors in memories
US20110010557A1 (en) Control message signature for device control
EP0176218A2 (en) Error correcting system
GB2072903A (en) Memory write error detction circuit
US4621364A (en) Circuit arrangement for recording the addresses of storage cells with erroneous content
US4858236A (en) Method for error correction in memory system
US7380197B1 (en) Circuit and method for error detection
EP0174040B1 (en) Multiprocessor computer system which includes n parallel-operating computer modules and an external apparatus, and computer module for use in such a system
JP2606862B2 (en) Single error detection and correction method
EP0080354A3 (en) Computer memory checking system
SE464377B (en) Method of checking the functioning of an error-correction circuit
JPS6232813B2 (en)
JPH02146200A (en) Eeprom device
JPS61103298A (en) Controller for copying machine
JPH01280838A (en) Parity reproduction self-checking
JPS605022B2 (en) Storage device error detection device
JPS62226353A (en) Storage device with ras circuit
JPH06103469B2 (en) Memory control circuit
JPS6373437A (en) Checking system for parity circuit
JPH06230990A (en) Method and apparatus for discrimination and correction of error of code
JP2930239B2 (en) Storage device failure detection method and storage control device
EP0155018A1 (en) Arrangement of supervising the functions of a memory device
US7661056B2 (en) Circuit arrangement for processing data
JPS59210600A (en) Error correcting circuit of memory system
JPS6043753A (en) Fault detecting circuit

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8406313-0

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8406313-0

Format of ref document f/p: F