SE447171B - Databehandlingssystem - Google Patents
DatabehandlingssystemInfo
- Publication number
- SE447171B SE447171B SE8203582A SE8203582A SE447171B SE 447171 B SE447171 B SE 447171B SE 8203582 A SE8203582 A SE 8203582A SE 8203582 A SE8203582 A SE 8203582A SE 447171 B SE447171 B SE 447171B
- Authority
- SE
- Sweden
- Prior art keywords
- signal
- interrupt
- distinguishing
- bus
- data
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/198,528 US4381542A (en) | 1980-10-20 | 1980-10-20 | System for interrupt arbitration |
Publications (2)
Publication Number | Publication Date |
---|---|
SE8203582L SE8203582L (sv) | 1982-06-09 |
SE447171B true SE447171B (sv) | 1986-10-27 |
Family
ID=22733757
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE8203582A SE447171B (sv) | 1980-10-20 | 1982-06-09 | Databehandlingssystem |
SE8502345A SE447172B (sv) | 1980-10-20 | 1985-05-10 | Dataenhet for anslutning till en systembuss i ett databehandlingssystem |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE8502345A SE447172B (sv) | 1980-10-20 | 1985-05-10 | Dataenhet for anslutning till en systembuss i ett databehandlingssystem |
Country Status (14)
Country | Link |
---|---|
US (1) | US4381542A (es) |
EP (1) | EP0062667B1 (es) |
JP (1) | JPS57501700A (es) |
AR (1) | AR228463A1 (es) |
AU (1) | AU538251B2 (es) |
CA (1) | CA1171182A (es) |
DE (1) | DE3152435T1 (es) |
ES (1) | ES506339A0 (es) |
GB (3) | GB2095876B (es) |
IT (1) | IT1144899B (es) |
MX (1) | MX151066A (es) |
NL (1) | NL8120397A (es) |
SE (2) | SE447171B (es) |
WO (1) | WO1982001430A1 (es) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4602327A (en) * | 1983-07-28 | 1986-07-22 | Motorola, Inc. | Bus master capable of relinquishing bus on request and retrying bus cycle |
US4661905A (en) * | 1983-09-22 | 1987-04-28 | Digital Equipment Corporation | Bus-control mechanism |
US4769768A (en) * | 1983-09-22 | 1988-09-06 | Digital Equipment Corporation | Method and apparatus for requesting service of interrupts by selected number of processors |
AU562975B2 (en) * | 1983-09-22 | 1987-06-25 | Digital Equipment Corporation | Message oriented interrupt mechanism for multiprocessor systems |
US4763249A (en) * | 1983-09-22 | 1988-08-09 | Digital Equipment Corporation | Bus device for use in a computer system having a synchronous bus |
US4628449A (en) * | 1983-11-14 | 1986-12-09 | Tandem Computers Incorporated | Vector interrupt system and method |
US4641266A (en) * | 1983-11-28 | 1987-02-03 | At&T Bell Laboratories | Access-arbitration scheme |
US4648029A (en) * | 1984-08-27 | 1987-03-03 | International Business Machines Corporation | Multiplexed interrupt/DMA request arbitration apparatus and method |
US4757446A (en) * | 1986-04-01 | 1988-07-12 | Wang Laboratories, Inc. | High-speed link for connecting peer systems |
US5077662A (en) * | 1986-04-11 | 1991-12-31 | Ampex Corporation | Microprocessor control system having expanded interrupt capabilities |
US4942517A (en) * | 1987-10-08 | 1990-07-17 | Eastman Kodak Company | Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers |
US4905137A (en) * | 1987-12-18 | 1990-02-27 | North American Philips Corporation Signetics Division | Data bus control of ROM units in information processing system |
US5261057A (en) * | 1988-06-30 | 1993-11-09 | Wang Laboratories, Inc. | I/O bus to system interface |
EP0349905B1 (de) * | 1988-07-07 | 1994-08-24 | Siemens Aktiengesellschaft | Schaltungsanordnung zur Prioritätsauswahl |
US5081578A (en) * | 1989-11-03 | 1992-01-14 | Ncr Corporation | Arbitration apparatus for a parallel bus |
US5212796A (en) * | 1990-01-02 | 1993-05-18 | Motorola, Inc. | System with modules using priority numbers related to interrupt vectors for bit-serial-arbitration on independent arbitration bus while CPU executing instructions |
US5138709A (en) * | 1990-04-11 | 1992-08-11 | Motorola, Inc. | Spurious interrupt monitor |
US5261105A (en) * | 1990-05-04 | 1993-11-09 | Thinking Machines Corporation | System for transferring blocks of data among diverse units having cycle identifier signals to identify different phase of data transfer operations |
US5276887A (en) * | 1991-06-06 | 1994-01-04 | Commodore Electronics Limited | Bus arbitration system for granting bus access to devices following two-wire bus arbitration protocol and devices following three-wire bus arbitration protocol |
US5590380A (en) * | 1992-04-22 | 1996-12-31 | Kabushiki Kaisha Toshiba | Multiprocessor system with processor arbitration and priority level setting by the selected processor |
EP0576764A1 (en) * | 1992-06-30 | 1994-01-05 | International Business Machines Corporation | Method and apparatus for managing the access to a resource by several users in a data processing system |
US5758157A (en) * | 1992-12-31 | 1998-05-26 | International Business Machines Corporation | Method and system for providing service processor capability in a data processing by transmitting service processor requests between processing complexes |
US5734844A (en) * | 1993-10-08 | 1998-03-31 | Cyrix Corporation | Bidirectional single-line handshake with both devices driving the line in the same state for hand-off |
US6002877A (en) * | 1994-03-23 | 1999-12-14 | Fujitsu Limited | Interrupt control method for controlling an interrupt from a peripheral device to a processor |
JPH07262023A (ja) * | 1994-03-23 | 1995-10-13 | Fujitsu Ltd | 割込制御方式 |
US5848279A (en) * | 1996-12-27 | 1998-12-08 | Intel Corporation | Mechanism for delivering interrupt messages |
US6738845B1 (en) * | 1999-11-05 | 2004-05-18 | Analog Devices, Inc. | Bus architecture and shared bus arbitration method for a communication device |
US7529875B2 (en) * | 2003-08-20 | 2009-05-05 | International Business Machines Corporation | Assigning interrupts for input/output (I/O) devices among nodes of a non-uniform memory access (NUMA) system |
DE102013204443A1 (de) | 2013-03-14 | 2014-10-02 | Carl Zeiss Smt Gmbh | Optische Baugruppe zur Lichtleitwerterhöhung |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
US3815099A (en) * | 1970-04-01 | 1974-06-04 | Digital Equipment Corp | Data processing system |
US3836889A (en) * | 1973-03-23 | 1974-09-17 | Digital Equipment Corp | Priority interruption circuits for digital computer systems |
US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
JPS5428260B2 (es) * | 1974-09-02 | 1979-09-14 | ||
JPS52119039A (en) * | 1976-03-31 | 1977-10-06 | Hitachi Ltd | Input output controlling device |
JPS533137A (en) * | 1976-06-30 | 1978-01-12 | Toshiba Corp | Interruption control system |
ES474428A1 (es) * | 1977-10-25 | 1979-04-16 | Digital Equipment Corp | Un sistema de tratamiento de datos. |
GB2038517B (en) * | 1978-12-26 | 1983-05-11 | Honeywell Inf Systems | Interrupt system |
GB2044499B (en) * | 1979-03-12 | 1983-11-16 | Digital Equipment Corp | Data processing system |
-
1980
- 1980-10-20 US US06/198,528 patent/US4381542A/en not_active Expired - Lifetime
-
1981
- 1981-10-07 AR AR287020A patent/AR228463A1/es active
- 1981-10-09 MX MX189604A patent/MX151066A/es unknown
- 1981-10-19 CA CA000388230A patent/CA1171182A/en not_active Expired
- 1981-10-19 IT IT68350/81A patent/IT1144899B/it active
- 1981-10-19 ES ES506339A patent/ES506339A0/es active Granted
- 1981-10-20 AU AU77260/81A patent/AU538251B2/en not_active Ceased
- 1981-10-20 JP JP56503383A patent/JPS57501700A/ja active Pending
- 1981-10-20 GB GB8200083A patent/GB2095876B/en not_active Expired
- 1981-10-20 DE DE813152435T patent/DE3152435T1/de active Granted
- 1981-10-20 NL NL8120397A patent/NL8120397A/nl unknown
- 1981-10-20 GB GB08413500A patent/GB2147719B/en not_active Expired
- 1981-10-20 WO PCT/US1981/001405 patent/WO1982001430A1/en active IP Right Grant
- 1981-10-20 EP EP81902924A patent/EP0062667B1/en not_active Expired
-
1982
- 1982-06-09 SE SE8203582A patent/SE447171B/sv not_active IP Right Cessation
-
1984
- 1984-04-27 GB GB848410822A patent/GB8410822D0/en active Pending
-
1985
- 1985-05-10 SE SE8502345A patent/SE447172B/sv not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
AR228463A1 (es) | 1983-03-15 |
DE3152435C2 (es) | 1990-02-22 |
SE447172B (sv) | 1986-10-27 |
CA1171182A (en) | 1984-07-17 |
IT8168350A0 (it) | 1981-10-19 |
NL8120397A (es) | 1982-08-02 |
AU538251B2 (en) | 1984-08-02 |
US4381542A (en) | 1983-04-26 |
ES8303745A1 (es) | 1983-02-01 |
GB2095876A (en) | 1982-10-06 |
ES506339A0 (es) | 1983-02-01 |
SE8502345D0 (sv) | 1985-05-10 |
DE3152435T1 (de) | 1982-11-18 |
GB2095876B (en) | 1985-07-17 |
SE8502345L (sv) | 1985-05-10 |
EP0062667A1 (en) | 1982-10-20 |
IT1144899B (it) | 1986-10-29 |
SE8203582L (sv) | 1982-06-09 |
EP0062667B1 (en) | 1989-03-15 |
EP0062667A4 (en) | 1984-11-22 |
GB8410822D0 (en) | 1984-06-06 |
JPS57501700A (es) | 1982-09-16 |
GB2147719B (en) | 1985-09-04 |
AU7726081A (en) | 1982-05-11 |
GB8413500D0 (en) | 1984-07-04 |
MX151066A (es) | 1984-09-20 |
WO1982001430A1 (en) | 1982-04-29 |
GB2147719A (en) | 1985-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE447171B (sv) | Databehandlingssystem | |
US4124891A (en) | Memory access system | |
US6029204A (en) | Precise synchronization mechanism for SMP system buses using tagged snoop operations to avoid retries | |
US4006466A (en) | Programmable interface apparatus and method | |
US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
US4000487A (en) | Steering code generating apparatus for use in an input/output processing system | |
US4130865A (en) | Multiprocessor computer apparatus employing distributed communications paths and a passive task register | |
US4075686A (en) | Input/output cache system including bypass capability | |
EP0194462B1 (en) | System bus means for inter-processor communication | |
US4115851A (en) | Memory access control system | |
US5214759A (en) | Multiprocessors including means for communicating with each other through shared memory | |
US5261105A (en) | System for transferring blocks of data among diverse units having cycle identifier signals to identify different phase of data transfer operations | |
KR910017296A (ko) | 멀티-마스터 버스 파이프라이닝 실행방법 및 장치 | |
NO170309B (no) | Spesielle funksjonsrammer i et lokalt omraadenett | |
EP0121373A2 (en) | Multilevel controller for a cache memory interface in a multiprocessing system | |
US5805837A (en) | Method for optimizing reissue commands in master-slave processing systems | |
US5136714A (en) | Method and apparatus for implementing inter-processor interrupts using shared memory storage in a multi-processor computer system | |
EP0358716A1 (en) | NODE FOR SUPPORTING INTERRUPTION REQUEST MESSAGES ON A BUS ON HOLD. | |
US5978938A (en) | Fault isolation feature for an I/O or system bus | |
EP0473405A2 (en) | Communication system in data processing apparatus | |
EP0358715A1 (en) | INTERRUPTION NODE FOR PROVIDING INTERRUPTION REQUESTS TO THE SYSTEM BUS. | |
US6968431B2 (en) | Method and apparatus for livelock prevention in a multiprocessor system | |
GB2044499A (en) | Data processing system | |
GB1595471A (en) | Computer system | |
CA1114517A (en) | Data processing system with read operation splitting |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAL | Patent in force |
Ref document number: 8203582-5 Format of ref document f/p: F |
|
NUG | Patent has lapsed |
Ref document number: 8203582-5 Format of ref document f/p: F |