SE383581B - Forfarande for framstellning av en halvledaranordning - Google Patents
Forfarande for framstellning av en halvledaranordningInfo
- Publication number
- SE383581B SE383581B SE7108803A SE880371A SE383581B SE 383581 B SE383581 B SE 383581B SE 7108803 A SE7108803 A SE 7108803A SE 880371 A SE880371 A SE 880371A SE 383581 B SE383581 B SE 383581B
- Authority
- SE
- Sweden
- Prior art keywords
- procedure
- manufacture
- semiconductor device
- semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
- H10D84/401—Combinations of FETs or IGBTs with BJTs
- H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
- H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
- H10D84/615—Combinations of vertical BJTs and one or more of resistors or capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
- Recrystallisation Techniques (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7010208A NL7010208A (enrdf_load_stackoverflow) | 1966-10-05 | 1970-07-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
SE383581B true SE383581B (sv) | 1976-03-15 |
Family
ID=19810548
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7108803A SE383581B (sv) | 1970-07-10 | 1971-07-07 | Forfarande for framstellning av en halvledaranordning |
Country Status (11)
Country | Link |
---|---|
JP (1) | JPS522273B2 (enrdf_load_stackoverflow) |
AT (1) | AT344788B (enrdf_load_stackoverflow) |
BE (1) | BE769733R (enrdf_load_stackoverflow) |
CA (1) | CA933675A (enrdf_load_stackoverflow) |
CH (1) | CH539949A (enrdf_load_stackoverflow) |
ES (1) | ES393039A2 (enrdf_load_stackoverflow) |
GB (1) | GB1363515A (enrdf_load_stackoverflow) |
HK (2) | HK59276A (enrdf_load_stackoverflow) |
IT (1) | IT995017B (enrdf_load_stackoverflow) |
NL (1) | NL176414C (enrdf_load_stackoverflow) |
SE (1) | SE383581B (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5370687A (en) * | 1976-12-07 | 1978-06-23 | Toshiba Corp | Production of semiconductor device |
JP2007535160A (ja) * | 2004-04-27 | 2007-11-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイスおよびかかるデバイスを製造する方法 |
-
1971
- 1971-07-06 CA CA117451A patent/CA933675A/en not_active Expired
- 1971-07-07 SE SE7108803A patent/SE383581B/xx unknown
- 1971-07-07 GB GB3184371A patent/GB1363515A/en not_active Expired
- 1971-07-07 CH CH1001271A patent/CH539949A/de not_active IP Right Cessation
- 1971-07-08 AT AT594171A patent/AT344788B/de not_active IP Right Cessation
- 1971-07-08 ES ES393039A patent/ES393039A2/es not_active Expired
- 1971-07-08 BE BE769733A patent/BE769733R/xx active
- 1971-07-09 IT IT26784/71A patent/IT995017B/it active
-
1975
- 1975-11-27 JP JP50141236A patent/JPS522273B2/ja not_active Expired
-
1976
- 1976-09-23 HK HK592/76*UA patent/HK59276A/xx unknown
- 1976-09-23 HK HK595/76*UA patent/HK59576A/xx unknown
-
1980
- 1980-04-08 NL NLAANVRAGE8002038,A patent/NL176414C/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
GB1363515A (en) | 1974-08-14 |
BE769733R (fr) | 1972-01-10 |
CA933675A (en) | 1973-09-11 |
JPS5176086A (enrdf_load_stackoverflow) | 1976-07-01 |
HK59576A (en) | 1976-10-01 |
NL176414C (nl) | 1985-04-01 |
HK59276A (en) | 1976-10-01 |
CH539949A (de) | 1973-07-31 |
NL8002038A (nl) | 1980-07-31 |
AT344788B (de) | 1978-08-10 |
ES393039A2 (es) | 1973-08-16 |
JPS522273B2 (enrdf_load_stackoverflow) | 1977-01-20 |
ATA594171A (de) | 1977-12-15 |
NL176414B (nl) | 1984-11-01 |
IT995017B (it) | 1975-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1348391A (en) | Methods of manufacturing semiconductor devices | |
BE761239A (fr) | Dispositifs semi-conducteurs integres | |
ZA706960B (en) | Fabrication of semiconductor devices | |
SE380737B (sv) | Anordning for fluidisering av vissa emnen | |
MY7400250A (en) | Fabricating of semiconductor devices | |
GB1343334A (en) | Fabrication of semiconductor devices | |
SE394344B (sv) | Anordning for kylning av halvledarkomponenter | |
SE382940B (sv) | Anordning for avgradning av ihaliga plastforemal | |
IT947244B (it) | Dispositivo semiconduttore | |
FI55207C (fi) | Foerfarande foer framstaellning av 5-ledade omaettade isomera fosfindihalogenider | |
IT975353B (it) | Dispositivo semiconduttore | |
IT959277B (it) | Dispositivo semiconduttore | |
BR7106702D0 (pt) | Um dispositivo semicondutor | |
AT313996B (de) | Lichtempfindliche Halbleiteranordnung | |
SE346388B (sv) | Anordning foer registrering av foeremal | |
SE393133B (sv) | Forfarande for anodoxidering av en tunnfilmsanordning | |
IT994704B (it) | Procedimento per la fabbricazione di un dispositivo comprendente un semiconduttore | |
IT952873B (it) | Dispositivo semiconduttore | |
SE383581B (sv) | Forfarande for framstellning av en halvledaranordning | |
BR7203959D0 (pt) | Um dispositivo semicondutor | |
IT968868B (it) | Dispoitivo semiconduttore | |
CH528823A (de) | Halbleiteranordnung | |
SE373512B (sv) | Anordning for ytbeleggning av gjutformar | |
SE385062B (sv) | Forfarande for framstellning av en halvledaranordning | |
IT949161B (it) | Dispositivo semiconduttore |