IT995017B - Metodo di fabbricazione di un di spositivo semiconduttore e dispo sitivo semiconduttore ottenuto con l ausilio di tale metodo - Google Patents

Metodo di fabbricazione di un di spositivo semiconduttore e dispo sitivo semiconduttore ottenuto con l ausilio di tale metodo

Info

Publication number
IT995017B
IT995017B IT26784/71A IT2678471A IT995017B IT 995017 B IT995017 B IT 995017B IT 26784/71 A IT26784/71 A IT 26784/71A IT 2678471 A IT2678471 A IT 2678471A IT 995017 B IT995017 B IT 995017B
Authority
IT
Italy
Prior art keywords
semiconducting
spositive
aid
manufacturing
device obtained
Prior art date
Application number
IT26784/71A
Other languages
English (en)
Italian (it)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NL7010208A external-priority patent/NL7010208A/xx
Application filed by Philips Nv filed Critical Philips Nv
Application granted granted Critical
Publication of IT995017B publication Critical patent/IT995017B/it

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615Combinations of vertical BJTs and one or more of resistors or capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
IT26784/71A 1970-07-10 1971-07-09 Metodo di fabbricazione di un di spositivo semiconduttore e dispo sitivo semiconduttore ottenuto con l ausilio di tale metodo IT995017B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7010208A NL7010208A (enrdf_load_stackoverflow) 1966-10-05 1970-07-10

Publications (1)

Publication Number Publication Date
IT995017B true IT995017B (it) 1975-11-10

Family

ID=19810548

Family Applications (1)

Application Number Title Priority Date Filing Date
IT26784/71A IT995017B (it) 1970-07-10 1971-07-09 Metodo di fabbricazione di un di spositivo semiconduttore e dispo sitivo semiconduttore ottenuto con l ausilio di tale metodo

Country Status (11)

Country Link
JP (1) JPS522273B2 (enrdf_load_stackoverflow)
AT (1) AT344788B (enrdf_load_stackoverflow)
BE (1) BE769733R (enrdf_load_stackoverflow)
CA (1) CA933675A (enrdf_load_stackoverflow)
CH (1) CH539949A (enrdf_load_stackoverflow)
ES (1) ES393039A2 (enrdf_load_stackoverflow)
GB (1) GB1363515A (enrdf_load_stackoverflow)
HK (2) HK59276A (enrdf_load_stackoverflow)
IT (1) IT995017B (enrdf_load_stackoverflow)
NL (1) NL176414C (enrdf_load_stackoverflow)
SE (1) SE383581B (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5370687A (en) * 1976-12-07 1978-06-23 Toshiba Corp Production of semiconductor device
JP2007535160A (ja) * 2004-04-27 2007-11-29 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 半導体デバイスおよびかかるデバイスを製造する方法

Also Published As

Publication number Publication date
SE383581B (sv) 1976-03-15
GB1363515A (en) 1974-08-14
BE769733R (fr) 1972-01-10
CA933675A (en) 1973-09-11
JPS5176086A (enrdf_load_stackoverflow) 1976-07-01
HK59576A (en) 1976-10-01
NL176414C (nl) 1985-04-01
HK59276A (en) 1976-10-01
CH539949A (de) 1973-07-31
NL8002038A (nl) 1980-07-31
AT344788B (de) 1978-08-10
ES393039A2 (es) 1973-08-16
JPS522273B2 (enrdf_load_stackoverflow) 1977-01-20
ATA594171A (de) 1977-12-15
NL176414B (nl) 1984-11-01

Similar Documents

Publication Publication Date Title
IT951756B (it) Metodo per la fabbricazione di un dispositivo semiconduttore e dispo sitivo semiconduttore fabbricato con l impiego di tale metodo
IT945042B (it) Batteria a piu elementi e metodo di produzione della stessa
IT1063373B (it) Metodo di fabbricazione di un dispositivo semiconduttore e dispositivo semiconduttore fabbricato con l ausilio di tale metodo
BE754242A (fr) Diamino-s-triazines et dinitro-s-triazines
CH543022A (de) Dichtung
AT314160B (de) Konstruktionselement
IT944412B (it) Struttura a circuito integrato e procedimento per la sua fabbrica zione
IT980547B (it) Transistore ripolare e procedimento per la sua fabbricazione
IT955675B (it) Dispositivo semiconduttore e metodo per la fabbricazione dello stesso
NL162246B (nl) Halfgeleiderinrichting met een halfgeleiderweerstand en werkwijze ter vervaardiging van een dergelijke halfgeleiderinrichting.
BE776380A (nl) Registreerwerkwijze en daarbij gebruikte fotogeleidende verbindingen
IT941346B (it) Ingranaggi segmentati
TR17695A (tr) Dinamo ve imaline mahsus usul
AR195728A1 (es) Aparato rectificador con semiconductores
BE761636A (fr) Rouleau compresseur
SE397702B (sv) Byggnadselement med inre rorslinga
DK128504B (da) Funderingselement samt fremgangsmåde til fremstilling heraf.
TR16929A (tr) Sinterlenmis aglomeratlar ve bunlarin imaline mahsus usul
IT945936B (it) Rivelatore polarografico e metodo di fabbricazione
IT940514B (it) Cuscinetto di scorrimento e defor mazione e procedimento per la sua fabbricazione
IT983793B (it) Dispositivo semiconduttore e me todo per la fabbricazione dello stesso
IT995017B (it) Metodo di fabbricazione di un di spositivo semiconduttore e dispo sitivo semiconduttore ottenuto con l ausilio di tale metodo
FI50178C (fi) Sälekaihdin
IT956761B (it) Metodo di fabbricazione di un dispo sitivo semiconduttore e dispositivo ottenuto con l ausilio di tale me todo
BE765474A (nl) Gemetseld bouwelement en werkwijze en inrichting ter vervaardiging daarvan