SE0004684D0 - security arrangements - Google Patents
security arrangementsInfo
- Publication number
- SE0004684D0 SE0004684D0 SE0004684A SE0004684A SE0004684D0 SE 0004684 D0 SE0004684 D0 SE 0004684D0 SE 0004684 A SE0004684 A SE 0004684A SE 0004684 A SE0004684 A SE 0004684A SE 0004684 D0 SE0004684 D0 SE 0004684D0
- Authority
- SE
- Sweden
- Prior art keywords
- control unit
- input
- output signal
- software
- pulse
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
- H02H3/08—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0428—Safety, monitoring
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24127—Disable, inhibit control signal in I-O interface if alarm status set
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24199—Recover from fault, malfunction, go to safe state, correct and set new sequence
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Abstract
The present invention relates to a security arrangement (10) wherein one or several input functions or input devices (2a, 2b, 2c) co-operate with a control unit (30), each input function being adapted to be able to transmit to said control unit a first information item and said control unit being adapted to, upon receipt of said information, initiate and/or accept a selected output function (37a), said control unit (30) also being equippped with a computer (40) and having a number of input gates (31', 32', 33') and a number of output gates (21', 22', 23'), the former adapted to co-operate with at least said input functions (2a, 2b, 2c). A pulse-related active output signal (37a') is directly generated via software (42, 44), such as a test program (42), pertaining to a computer unit (40). Said pulse-related active output signal (37a') is inhibited in the event of malfunction of one or several internal circuits or functions activated by the software (42, 44), and/or said active output signal (37a') is inhibited in the event of malfunction of the software (42, 44). A circuit switching network (51, 52) constitutes an AC-connected energy transferring circuit having galvanically isolated primary and secondary sides. If the pulse generation on the output gate (37') disappears the output function (54) will not be activated.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0004684A SE518024C2 (en) | 2000-12-15 | 2000-12-15 | security arrangements |
PCT/SE2001/002729 WO2002050620A1 (en) | 2000-12-15 | 2001-12-10 | A security arrangement |
AU2002221242A AU2002221242A1 (en) | 2000-12-15 | 2001-12-10 | A security arrangement |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0004684A SE518024C2 (en) | 2000-12-15 | 2000-12-15 | security arrangements |
Publications (3)
Publication Number | Publication Date |
---|---|
SE0004684D0 true SE0004684D0 (en) | 2000-12-15 |
SE0004684L SE0004684L (en) | 2002-06-16 |
SE518024C2 SE518024C2 (en) | 2002-08-20 |
Family
ID=20282274
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE0004684A SE518024C2 (en) | 2000-12-15 | 2000-12-15 | security arrangements |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2002221242A1 (en) |
SE (1) | SE518024C2 (en) |
WO (1) | WO2002050620A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9781257B2 (en) | 2000-01-19 | 2017-10-03 | Sony Mobile Communications Ab | Technique for obtaining caller-originated alert signals in IP-based communication sessions |
US8548010B2 (en) | 2000-01-19 | 2013-10-01 | Sony Corporation | Method and apparatus for event-based synchronization of information between communication devices |
US8400946B2 (en) | 2000-01-19 | 2013-03-19 | Sony Corporation | System and method for sharing common location-related information between communication devices |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4330816A (en) * | 1980-01-02 | 1982-05-18 | Fujitsu Fanuc Limited | Overcurrent protection apparatus |
ATE35882T1 (en) * | 1983-09-15 | 1988-08-15 | Ibm | SWITCHING POWER SUPPLY WITH OVERCURRENT PROTECTION. |
US5210473A (en) * | 1991-11-19 | 1993-05-11 | Harnischfeger Corporation | System with delay timer for motor load equalization |
DE19628366C1 (en) * | 1996-07-13 | 1997-11-20 | Honeywell Ag | Voltage monitoring circuit for monitoring connection of battery to electronic equipment contg. microcontroller supplied from voltage supply via buffer capacitor |
-
2000
- 2000-12-15 SE SE0004684A patent/SE518024C2/en not_active IP Right Cessation
-
2001
- 2001-12-10 AU AU2002221242A patent/AU2002221242A1/en not_active Abandoned
- 2001-12-10 WO PCT/SE2001/002729 patent/WO2002050620A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
WO2002050620A1 (en) | 2002-06-27 |
AU2002221242A1 (en) | 2002-07-01 |
SE518024C2 (en) | 2002-08-20 |
SE0004684L (en) | 2002-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850002613A (en) | keyboard | |
ATE397282T1 (en) | SAFETY SWITCHING DEVICE FOR A SAFETY CIRCUIT | |
US8330518B2 (en) | Low consumption flip-flop circuit with data retention and method thereof | |
KR850005116A (en) | Data processing systems | |
DE602005018345D1 (en) | SWITCHING WITH ASYNCHRONOUS / SYNCHRONOUS INTERFACE | |
SE8601780L (en) | SYSTEM TO PROVIDE AN EMBEDDED PROCESSOR WITH REPROGRAMMING DATA | |
CN1348558A (en) | Method and apparatus for reducing power consumption | |
SE0004684L (en) | security arrangements | |
KR920009015A (en) | Protection circuit of semiconductor chip | |
KR960042745A (en) | Semiconductor memory device having a versatile pad having a plurality of switching means | |
US6338142B1 (en) | Method and apparatus for providing secure lockout in electronic devices | |
DE60024088D1 (en) | EVENT SIMULATION OF A CIRCUIT LOGIC | |
JPH0636054A (en) | One-chip microcomputer | |
JP2563570B2 (en) | Set / reset flip-flop circuit | |
NO20032984D0 (en) | Control device based on bus technology | |
SE9801878D0 (en) | Device for an electromechanical lock | |
US6108301A (en) | Circuit, architecture and method for redundant data communications links | |
JPH04130514A (en) | Semiconductor device | |
KR940027299A (en) | Modular Clock Signal Generation Circuit | |
KR960043954A (en) | Redundancy Control Circuit of Switching Network in Electronic Switching System | |
JP2818414B2 (en) | Semiconductor device | |
KR930023813A (en) | Key scanning method | |
JP2513032B2 (en) | Microcomputer input control circuit | |
SU983833A1 (en) | Switching device with registering | |
JPH0441379Y2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |