PL418044A1 - Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortions - Google Patents
Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortionsInfo
- Publication number
- PL418044A1 PL418044A1 PL418044A PL41804416A PL418044A1 PL 418044 A1 PL418044 A1 PL 418044A1 PL 418044 A PL418044 A PL 418044A PL 41804416 A PL41804416 A PL 41804416A PL 418044 A1 PL418044 A1 PL 418044A1
- Authority
- PL
- Poland
- Prior art keywords
- mos transistors
- pairs
- differential amplifier
- reduced non
- mnb
- Prior art date
Links
Landscapes
- Amplifiers (AREA)
Abstract
Wielowyjściowy wzmacniacz różnicowy o zmniejszonych zniekształceniach nieliniowych, posiadający pasywny lub aktywny trójwrotnik linearyzacyjny oraz n+1 par różnicowych tranzystorów MOS z układem obciążenia i polaryzacji charakteryzuje się tym, że pierwsze wrota (1a, 1b) trójwrotnika linearyzującego (B) podłączone są do drenów pary referencyjnej tranzystorów MOS (M0a M0b), drugie wrota (2a, 2b) trójwrotnika linearyzującego (B) podłączone są do wspólnego wejścia (We+, We-), natomiast trzecie wrota (3a, 3b) trójwrotnika linearyzującego (B) połączone są odpowiednio z końcówkami bramek par różnicowych tranzystorów MOS (M0a M0b, M1a M1b, ...,Mna Mnb), przy czym wspólne wejście (We+ We-) połączone jest poprzez przesuwnik napięciowy Us odpowiednio z podłożami par tranzystorów MOS (M0a M0b, M1a M1b, ..., Mna Mnb), natomiast końcówki drenów tranzystorów MOS (M1a M1b, M2a M2b, ..., Mna Mnb) stanowią odpowiednio n par niezależnych wyjść (Wy1+ Wy1-, Wy2+ Wy2-, ..., Wyn+ Wyn-).Multi-output differential amplifier with reduced non-linear distortion, having a passive or active linearization triple switch and n + 1 pairs of differential MOS transistors with load and polarization system is characterized by the fact that the first gates (1a, 1b) of the linearization triple switch (B) are connected to the reference pair drains MOS transistors (M0a M0b), the second gate (2a, 2b) of the linearizing triple switch (B) are connected to the common input (We +, We-), while the third gate (3a, 3b) of the linearizing triple switch (B) are connected respectively to the gate ends differential pairs of MOS transistors (M0a M0b, M1a M1b, ..., Mna Mnb), whereby the common input (We + In-) is connected by means of a voltage shifter Us respectively with the substrates of MOS transistor pairs (M0a M0b, M1a M1b, ... , Mna Mnb), while the ends of the drains of MOS transistors (M1a M1b, M2a M2b, ..., Mna Mnb) are respectively n pairs of independent outputs (Wy1 + W y1-, Wy2 + Wy2-, ..., Wyn + Wyn-).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PL418044A PL230615B1 (en) | 2016-07-21 | 2016-07-21 | Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortions |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PL418044A PL230615B1 (en) | 2016-07-21 | 2016-07-21 | Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortions |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| PL418044A1 true PL418044A1 (en) | 2018-01-29 |
| PL230615B1 PL230615B1 (en) | 2018-11-30 |
Family
ID=61006964
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PL418044A PL230615B1 (en) | 2016-07-21 | 2016-07-21 | Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortions |
Country Status (1)
| Country | Link |
|---|---|
| PL (1) | PL230615B1 (en) |
-
2016
- 2016-07-21 PL PL418044A patent/PL230615B1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| PL230615B1 (en) | 2018-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4720685A (en) | FET transconductance amplifier with improved linearity and gain | |
| US5602509A (en) | MOS operational transconductance amplifier using an adaptively-biased differential pair | |
| Khateb et al. | 0.3-V bulk-driven nanopower OTA-C integrator in 0.18 µm CMOS | |
| EP1279223B1 (en) | Boosted high gain, very wide common mode range, self-biased operational amplifier | |
| Saxena et al. | Indirect compensation techniques for three-stage fully-differential op-amps | |
| JP2011239103A (en) | Differential amplifier circuit | |
| JP2017121053A5 (en) | circuit | |
| WO2016066075A1 (en) | Ultra-low working voltage rail to rail operational amplifier and differential input amplification-stage circuit and output-stage circuit thereof | |
| US20150145584A1 (en) | Negative level shifter | |
| US7400198B2 (en) | Active circuit having improved linearity using multiple gated transistor | |
| US7408410B2 (en) | Apparatus for biasing a complementary metal-oxide semiconductor differential amplifier | |
| BR112022013172A2 (en) | FGF-21 CONJUGATE FORMULATIONS | |
| PL418044A1 (en) | Multi-output transconductance differential amplifier controlled from the base with reduced non-linear distortions | |
| Kulej et al. | A 0.5 V bulk‐driven voltage follower/DC level shifter and its application in class AB output stage | |
| US10224886B2 (en) | Operational amplifier circuit using variable bias control | |
| US20120198946A1 (en) | Pressure-sensitive amplifier stage | |
| US11095258B2 (en) | Class AB amplifier and operational amplifier | |
| US6903539B1 (en) | Regulated cascode current source with wide output swing | |
| US20180337642A1 (en) | Operational amplifier circuit capable of improving linearity relation between loading current and input voltage difference | |
| GB1223543A (en) | Improvements to field-effect transistor circuits | |
| JP6005686B2 (en) | Low noise amplifier | |
| Dehghani et al. | A high-constant gm rail-to-rail operational amplifier using bump-smoothing technique with stabilized output stage | |
| Soman et al. | Design of a two-stage folded cascode amplifier using scl 180 nm cmos technology | |
| Ben-Esmael et al. | CMRR-bandwidth extension technique for CMOS differential amplifiers | |
| Itou et al. | Some analog building blocks for TFT circuits |