NZ221667A - Multi-processing: implied domain addressing - Google Patents

Multi-processing: implied domain addressing

Info

Publication number
NZ221667A
NZ221667A NZ221667A NZ22166787A NZ221667A NZ 221667 A NZ221667 A NZ 221667A NZ 221667 A NZ221667 A NZ 221667A NZ 22166787 A NZ22166787 A NZ 22166787A NZ 221667 A NZ221667 A NZ 221667A
Authority
NZ
New Zealand
Prior art keywords
processing
domain addressing
implied
implied domain
addressing
Prior art date
Application number
NZ221667A
Other languages
English (en)
Inventor
R M Maier
J C Andoh
A S Krakauer
R J Tobias
A J Zmyslowski
Original Assignee
Amdahl Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Amdahl Corp filed Critical Amdahl Corp
Publication of NZ221667A publication Critical patent/NZ221667A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G06F2009/45579—I/O management, e.g. providing access to device drivers or storage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Monitoring And Testing Of Nuclear Reactors (AREA)
  • Vehicle Body Suspensions (AREA)
NZ221667A 1986-10-14 1987-09-03 Multi-processing: implied domain addressing NZ221667A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/918,491 US4785392A (en) 1986-10-14 1986-10-14 Addressing multiple storage spaces

Publications (1)

Publication Number Publication Date
NZ221667A true NZ221667A (en) 1989-05-29

Family

ID=25440469

Family Applications (1)

Application Number Title Priority Date Filing Date
NZ221667A NZ221667A (en) 1986-10-14 1987-09-03 Multi-processing: implied domain addressing

Country Status (10)

Country Link
US (1) US4785392A (ko)
EP (1) EP0264216B1 (ko)
JP (1) JP2730896B2 (ko)
KR (1) KR940009097B1 (ko)
AU (1) AU600040B2 (ko)
CA (1) CA1271262A (ko)
DE (1) DE3750806T2 (ko)
DK (1) DK171728B1 (ko)
NO (1) NO174943C (ko)
NZ (1) NZ221667A (ko)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5210832A (en) * 1986-10-14 1993-05-11 Amdahl Corporation Multiple domain emulation system with separate domain facilities which tests for emulated instruction exceptions before completion of operand fetch cycle
US5123101A (en) * 1986-11-12 1992-06-16 Xerox Corporation Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
JPS6488844A (en) * 1987-09-30 1989-04-03 Takeshi Sakamura Data processor
US5008811A (en) * 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
US5187793A (en) * 1989-01-09 1993-02-16 Intel Corporation Processor with hierarchal memory and using meta-instructions for software control of loading, unloading and execution of machine instructions stored in the cache
EP0510429A3 (en) * 1991-04-24 1993-12-01 Ibm Millicode register management system
US5226164A (en) * 1991-04-24 1993-07-06 International Business Machines Corporation Millicode register management and pipeline reset
FR2678401A1 (fr) * 1991-06-28 1992-12-31 Philips Electronique Lab Dispositif de traitement de l'information plus particulierement adapte a un langage chaine, du type forth notamment.
JPH06348584A (ja) * 1993-06-01 1994-12-22 Internatl Business Mach Corp <Ibm> データ処理システム
US5584042A (en) * 1993-06-01 1996-12-10 International Business Machines Corporation Dynamic I/O data address relocation facility
US5574887A (en) * 1993-09-20 1996-11-12 Apple Computer, Inc. Apparatus and method for emulation routine pointer prefetch
US5408622A (en) * 1993-09-23 1995-04-18 Apple Computer, Inc. Apparatus and method for emulation routine control transfer via host jump instruction creation and insertion
US5577231A (en) * 1994-12-06 1996-11-19 International Business Machines Corporation Storage access authorization controls in a computer system using dynamic translation of large addresses
US6093213A (en) * 1995-10-06 2000-07-25 Advanced Micro Devices, Inc. Flexible implementation of a system management mode (SMM) in a processor
US6385712B1 (en) * 1999-10-25 2002-05-07 Ati International Srl Method and apparatus for segregation of virtual address space
US7694302B1 (en) 2001-04-05 2010-04-06 Network Appliance, Inc. Symmetric multiprocessor synchronization using migrating scheduling domains
US7373640B1 (en) 2003-07-31 2008-05-13 Network Appliance, Inc. Technique for dynamically restricting thread concurrency without rewriting thread code
US8171480B2 (en) * 2004-01-27 2012-05-01 Network Appliance, Inc. Method and apparatus for allocating shared resources to process domains according to current processor utilization in a shared resource processor
US8347293B2 (en) * 2005-10-20 2013-01-01 Network Appliance, Inc. Mutual exclusion domains to perform file system processes on stripes
US8055886B2 (en) * 2007-07-12 2011-11-08 Texas Instruments Incorporated Processor micro-architecture for compute, save or restore multiple registers and responsive to first instruction for repeated issue of second instruction

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5576447A (en) * 1978-12-01 1980-06-09 Fujitsu Ltd Address control system for software simulation
JPS5911944B2 (ja) * 1979-08-25 1984-03-19 富士通株式会社 仮想計算機のシミュレ−ション方式
US4503501A (en) * 1981-11-27 1985-03-05 Storage Technology Corporation Adaptive domain partitioning of cache memory space
JPS6057438A (ja) * 1983-09-08 1985-04-03 Hitachi Ltd 仮想計算機システム制御装置
CA1280829C (en) * 1985-11-13 1991-02-26 Toshio Matsumoto Main storage access control system for virtual computing function system

Also Published As

Publication number Publication date
NO174943B (no) 1994-04-25
JP2730896B2 (ja) 1998-03-25
DE3750806D1 (de) 1995-01-12
DK537987D0 (da) 1987-10-14
KR880005517A (ko) 1988-06-29
AU7971387A (en) 1988-04-21
KR940009097B1 (ko) 1994-09-29
NO874135D0 (no) 1987-10-01
EP0264216B1 (en) 1994-11-30
DK537987A (da) 1988-04-15
AU600040B2 (en) 1990-08-02
NO174943C (no) 1994-08-03
EP0264216A2 (en) 1988-04-20
JPS63191233A (ja) 1988-08-08
DK171728B1 (da) 1997-04-14
NO874135L (no) 1988-04-15
EP0264216A3 (en) 1991-10-23
US4785392A (en) 1988-11-15
DE3750806T2 (de) 1995-06-22
CA1271262A (en) 1990-07-03

Similar Documents

Publication Publication Date Title
EP0270947A3 (en) Substituted basic 2-aminotetralines
NZ221667A (en) Multi-processing: implied domain addressing
GB8603960D0 (en) Disinfection process
GB8531384D0 (en) Sanitizing process
GB8720708D0 (en) Offset cancellation scheme
GB8705852D0 (en) Difluorobromomethoxyphenyl derivative
GB8629940D0 (en) Process unit
GB8726362D0 (en) Microcontroller
GB8724749D0 (en) Thermochemical treatment
GB2197372B (en) Improvements relating to doors
GB8629942D0 (en) Process unit
GB8629941D0 (en) Process unit
GB8629943D0 (en) Process unit
EP0299176A3 (en) Softener
EP0242998A3 (en) Disinfecting composition
GB8700115D0 (en) Proline derivatives
GB8703871D0 (en) Door
GB8706823D0 (en) Disinfecting composition
GB2218105B (en) Amorphous copolyamides
GB8625896D0 (en) Sterilising article
GB8629684D0 (en) Door
GB8621030D0 (en) Door
GB8606639D0 (en) Sterilising composition
GB8609168D0 (en) Disinfection
GB8610093D0 (en) Fit/remove door