NZ211531A - Duplex transmission uses lattice hybrid - Google Patents

Duplex transmission uses lattice hybrid

Info

Publication number
NZ211531A
NZ211531A NZ21153185A NZ21153185A NZ211531A NZ 211531 A NZ211531 A NZ 211531A NZ 21153185 A NZ21153185 A NZ 21153185A NZ 21153185 A NZ21153185 A NZ 21153185A NZ 211531 A NZ211531 A NZ 211531A
Authority
NZ
New Zealand
Prior art keywords
loop
signals
sets
lattice
transformer
Prior art date
Application number
NZ21153185A
Inventor
D C Upp
W G Bartholomay
Original Assignee
Stc Plc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stc Plc filed Critical Stc Plc
Priority to NZ21153185A priority Critical patent/NZ211531A/en
Publication of NZ211531A publication Critical patent/NZ211531A/en

Links

Description

7 «• '► %1 211531 i "ii A 0 OBifilNAL Priority Date(s}: 3-^T^Wr Complete Specification Filed: -^L\r. 2? Class: . Mo.'k IQ3?'., .Vfo.4-.us11W-.
P.O. Journal, Nc: ...Vteil i* NEW ZEALAND emaawu te^efHerxs +CA6ik£5 fry ^iMrTgO PATENTS ACT 1953 COMPLETE SPECIFICATION i /■" 'i- >: V--0 'r.-V *s^' :.V S "DUPLEX DIGITAL TRANSMISSION SYSTEM" WE, INTERNATIONAL STANDARD ELECTRIC CORPORATION, a Corporation of the State of Delaware, United States cf America, of 320 Park Avenue, New York 22, New York, United States of America, hereby declare the invention for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement: _ 1 _ 211 J e This invention relates to a device for exchanging data between two terminals simultaneously in both directions on one pair of wires.
Typically a relatively large computer installation or similar data processing centre comprises one or more central computers which exchange data with a plutality of peripheral devices such as printers and so forth. Often these devices are several hundreds of meters away from the computer. Therefore it is common to use a local switching system in a star 10 configuration for providing the means for the transmission.
For relatively long transmission lines, duplex digital transmission of voice and data is fairly common. In such transmission various encoding schemes are used such as AMI and HDB-3. However because of actual length of these loops, various 15 problems arise due to the long transmission times, signal attenuation, and reflection. Relatively expensive echo cancelling circuits are necessary to obtain acceptable signals. Furthermore these long loops preclude the use of a signal power source for both the host and remote sets. Thus each 20 set must be provided with its own power source.
In a full duplex mode two pairs of wires are commonly used to accommodate a digital signal exchange in two directions, each pair being dedicated to a direction. However providing four wires is rather expensive. Therefore two-25 wire systems have been proposed in which the wires are in 21153 effect dedicated consecutively for a first time interval to data communication in one direction, and for a second time interval they are dedicated to communication in the other direction. In this way messages are exchanged between the respective terminals in a ping-pong fashion. Of course, in this configuration the overall data rate of the system can be maintained only by doubling the baub rate of the individual terminals.
An object of the present invention is to provide a transmission system which mades use of two wires for simultaneous bi-directional digital exchange.
Another object is to provide a system which receives its power from a single location. Other objectives and advantages shall become apparent in the following description of the invention.
A transmission system according to this invention comprises two terminals which are interconnected by a two wire loop. Each terminal is provided with a relatively simple lattice network adapted to separate received signals from the transmitted signals. A biphase encoding scheme is used with a zero D.C. level whereby a separate D.C. voltage may be connected across the two wires to be used as a power source without interfering with the data exchange.
In order that the invention may be readily carried into effect it will now be described by way of example with ref erence to the accompanying drawings in which: Fig. 1 shows the elements of the present invention; and Fig. 2 shows a typical Manchester or biphase encoding scheme.
The present system is intended for relatively short loops, in the order of 600 meters, which are fairly frequent in private switching networks. Typically such systems tend to have a "star" configuration and do not need the bridged taps encountered in long, usually public, loops. Such short loops exhibit low loop attenuation, small reflections and since the resistive drop of the loop is relatively low power may be transferred from one end of the loop to the other.
As shown in Fig. 1, a digital transmission system comprises a host or master set 10, and remote set 12 interconnected by a loop of two wires 14, 16. In master set 10 digital signals are fed into an encoder 18 which generates a corresponding output signal on line 20. Preferably the signals are encoded by using any well-known biphase encoding schemes. One such scheme, known as the Manchester II Code is shown in Fig. 2. According to this code the encoded signal changes between two voltage levels and V2. The transition between these levels determines the digital bit that is being sent. For example, as shown in Fig. 2, a transition from to corresponds to binary "1" while a transition from V^ to corresponds to a binary "0". The transition is timed to occur in the middle of the corresponding bit so that the resulting rectangular pulses have sufficient time to settle, thereby reducing the error rate of the scheme. Furthermore, in this particular application = -Vg so that the average D.C. level of encoded signals is zero.
The output of encoder 18 is fed to a first amplifier 22. The same output is also inverted by inverter 24 and then fed to a second amplifier 26.
The two amplifier outputs are fed into an impedance network which may be in the form of a lattice network as shown in Fig. 1. The lattice network has two series arms and ant^ two diagonal arms each comprising two resistors R4, R5 and R6, R7 respectively.
The central nodes E and F between resistors R4, R5, R7 respectively are used as inputs to a comparator 28. The lattice is used to transfer transmitted signals from the amplifiers to the transformer Tl, and received signals from the transformer Tl to comparator 28. The selection criteria for these resistors are described later. The output of the lattice is connected across the primary coil of a two-to-four wire transformer Tl. As shown, the two secondary coils of Tl are coupled by a capacitor C2 and are connected across wires 14, 16 of the loop. The transformer is used to isolate the sets from the loop. The transformer also protects the | i i i 1 J 1 © 211531 sets from voltage spikes, while for the same time providing longitudinal balance for the loop. The remote set is essentially identical to the host set.
Z1 and Z2 are selected to present to the loop (after transformation by Tl) a proper termination impedance of the transformer.
Theoretically it is possible to select the values of the resistors making up the diagonal arms of the lattice in such a manner that the input to the comparator 28 due to the outputs of amplifiers 22 and 26 is negligible. For example if R4 = R7 = 2R[- = 2R6 the following conditions exist. The output of amplifiers 22 and 26 is given by = k and Vc = -k. If Zj = = Z is equal to the impedance of the loop then the transformer impedance is equivalent to 2Z and the 15 voltages at modes B and D are given by VD = k/2 and VD = D -k/2. Importantly, the input to transformer Tl, VBD is equal to k. Assuming that the resistances of the diagonal arms is made larger than Z, elementary calculations show that Vg = VF = 0, nodes E and F being the nodes between 20 resistors R4, R5 and R6, R7 respectively as shown. In other words, with no signals from set 12, the input to comparator 28 of set 10 is zero.
A similar analysis is performed for signals received from set 12. At set 12 if the output at nodes A, B is k, and -k respectively, then in set 12 the input voltage to the Jt transformer is k. Therefore the voltage VgD across the primary coil of the transformer Tl corresponding to the signal from set 12 is equal to nk, where n is a function of the losses in the loop and the transformers. In general n is between 0 and 1 and typically n is between 0.5 and 1.
Since the output resistance of amplifiers 22 and 26 is normally much lower than Z, VA' = Yq' = 0 and VB> = ~vd' = nk/2* Therefore VE1 and VF' are simply determined from the relationship VE' = 2R/3R x Vfi' = nk/3 and VF' = 2R/3R x VD' = -nk/3 Accordingly the voltage across the inputs of comparator 28 is 2/3 n k.
By superposition, the total voltage across the comparator inputs is equal to the sum of the effects of the amplifiers from the two sets. However as shown above, the data transmitted from a particular set does not affect the corresponding comparator.
In practice, of course, perfect impedance matching is impossible. However for relatively short loops it was found that while the data signals are attenuated by a factor of two or less the error signals which result from the improperly matched lines including any echoes, are attenuated by a factor of five or more. The effects of these error signals can be reduced by a proper setting the offset and hysterises of the comparator. .. f- r ■■ ■ --■ ■ ■ 21153 * From the above description it is clear that the comparator of set 10 generates a train of digital encoded signals which is identical to the encoded signals generated by the encoder of set 12 and, vice versa, the comparator of set 12 generates a train of signals which is identical to the train of signals generated by the encoder of set 10. The sets can operate simultaneously on the same loop without interfering with each other. The output of comparator 28 is fed to a decoder 30 which then converts the train of encoded digital signals to a corresponding train of decoded signals. Of course the decoder 30 must be compatible with encoder 18, or in other words they both must use the same coding scheme.
As previously mentioned, the system of Fig. 1 preferably uses the biphase or Manchester II type of coding. However obviously other types of coding which allows clock recovery minimizes the number of octaves of frequency range, and has no D.C. component, is also suitable. The last criteria is important because it permits the use of a single power supply to be used for both sets. For example, the output of 48VDC power wupply could be connected across capacitor C2 of set 10 (as shown in Fig. 1). Since the encoded data signals do not have a D.C. component they are not affected. At set 12 a D.C.-to-D.C. converter 32 is provided which converts the 48 VDC from the line to any required D.C. level(s). Thus the set 12 does not need its own power supply since it can be run from set 10.
In summary, in each set digital signals are encoded into a train of rectangular pulses which are transferred through a lattice and a hybrid transformer to the transmission lines. At the other end of the liens, the rectangular pulses are transferred through a corresponding transformer and lattice to a comparator. The comparator then generates a respective pulse train for decoding. Both sets are capable of transmitting and receiving data simultaneously over the transmission line so that full duplex simultaneous data exchange is achieved.

Claims (6)

211531 What we claim is:-
1. A duplex transmission system for exchanging digital signals simultaneously between two locations comprising a first set disposed at one of said two locations, a second set disposed at the other of said two locations, a two-wire loop interconnecting the two sets, each set comprising a transformer which transfers transmitted signals to the loop from a biphase encoder and received signals from the loop to a decoder, and a lattice Impedance network coupled to the transformer and provided to separate the transmitted and received signals, wherein the lattice impedance network comprises a lattice having two series impedances for matching the Impedance of the loop and two diagonal arms, which form voltage dividers, whereby both sets can transmit and receive digital signals simultaneously.
2. A system as claimed in claim 1, wherein the diagonal arm comprises resistors which are selected so that the voltage between the two voltage dividers is determined substantially by the received signals and is unaffected by the transmitted signals.
3. A system as claimed in claim 2, wherein the voltage dividers are used as inputs to a comparator.
4. A system as claimed in any one of claims 1 to 3, wherein the encoder and decoder use a Manchester coding scheme. ! 211531
5. A system as claimed In any one of claims 1 to <1, further comprising means of transmitting power from one of the two sets to the other over the loop.
6. A duplex transmission system substantially as herein described with reference to Pigs. 1 and 2 of the accompanying drawings. STANDARD TELEPHONES AND CABLES PTY. LIMITED C.H. Matthews Secretary 11
NZ21153185A 1985-03-21 1985-03-21 Duplex transmission uses lattice hybrid NZ211531A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
NZ21153185A NZ211531A (en) 1985-03-21 1985-03-21 Duplex transmission uses lattice hybrid

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NZ21153185A NZ211531A (en) 1985-03-21 1985-03-21 Duplex transmission uses lattice hybrid

Publications (1)

Publication Number Publication Date
NZ211531A true NZ211531A (en) 1988-04-29

Family

ID=19921142

Family Applications (1)

Application Number Title Priority Date Filing Date
NZ21153185A NZ211531A (en) 1985-03-21 1985-03-21 Duplex transmission uses lattice hybrid

Country Status (1)

Country Link
NZ (1) NZ211531A (en)

Similar Documents

Publication Publication Date Title
EP0157704B1 (en) Duplex transmission mechanism for digital telephones
US4733389A (en) Drop cable for a local area network
US4622551A (en) Half-duplex industrial communications system
US6115468A (en) Power feed for Ethernet telephones via Ethernet link
EP0062870B1 (en) Distribution network communication system
US4621170A (en) Means of transmitting signals along a line while also providing a direct voltage source
US4345250A (en) Information communication system with collision avoidance
US5406249A (en) Method and structure for coupling power-line carrier current signals using common-mode coupling
US4210901A (en) Signal repeater for a distribution network communication system
RU2381627C1 (en) System for duplex transmission of information over two-wire communication line
US5555274A (en) Phantom data link for digital transmission lines
US4707673A (en) Directional coupling transformer for bi-directional full duplex data bus
JPS62500835A (en) Circularization channel unit
NZ211531A (en) Duplex transmission uses lattice hybrid
US4670873A (en) System for setting up data transmission circuits between a plurality of stations
EP0112716A3 (en) Secondary channel method and apparatus
EP0457820B1 (en) Network system for data transmission
US4620187A (en) Transformer coupled, solid state communications line switch
JP2877018B2 (en) Power supply device
JPS60154721A (en) Data transmission system
KR0167156B1 (en) Apparatus and method for communication of lan and wan
EP0186941A1 (en) Matrix interconnected local area networks
JPH03154523A (en) Branching device for dc superimposition signal transmission system
JPS62183635A (en) Digital transmission equipment
JPS62146040A (en) Pair cable network system for home bus system