NO902663L - PROCEDURE AND CLUTCH DEVICE FOR PHASIFICALLY REGENERATING A TASK SIGNAL. - Google Patents
PROCEDURE AND CLUTCH DEVICE FOR PHASIFICALLY REGENERATING A TASK SIGNAL.Info
- Publication number
- NO902663L NO902663L NO90902663A NO902663A NO902663L NO 902663 L NO902663 L NO 902663L NO 90902663 A NO90902663 A NO 90902663A NO 902663 A NO902663 A NO 902663A NO 902663 L NO902663 L NO 902663L
- Authority
- NO
- Norway
- Prior art keywords
- phasifically
- regenerating
- procedure
- clutch device
- tkt
- Prior art date
Links
- 230000001172 regenerating effect Effects 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Hydraulic Clutches, Magnetic Clutches, Fluid Clutches, And Fluid Joints (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
In the phase detector (PD), an invariable pulse (PR) with the length of half of a period of the clock signal (Tkt) and a variable pulse (PV) are generated for data bits D = '1' occurring, the difference between which pulses (PV - PR) is supplied as control signal to a voltage-controlled oscillator (VCO) which generates the clock signal (Tkt) in the correct phase. The circuit arrangement is constructed in such a manner that the pulses (PV) and (PR) are always generated in the correct length independently of the gate transit times of the logic chips used. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH224389 | 1989-06-15 |
Publications (4)
Publication Number | Publication Date |
---|---|
NO902663D0 NO902663D0 (en) | 1990-06-14 |
NO902663L true NO902663L (en) | 1990-12-17 |
NO176229B NO176229B (en) | 1994-11-14 |
NO176229C NO176229C (en) | 1995-02-22 |
Family
ID=4229204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO902663A NO176229C (en) | 1989-06-15 | 1990-06-14 | Switching device for phase-correct regeneration of a clock signal |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0402711B1 (en) |
AT (1) | ATE121239T1 (en) |
DE (1) | DE59008878D1 (en) |
NO (1) | NO176229C (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0523885A1 (en) * | 1991-07-15 | 1993-01-20 | National Semiconductor Corporation | Phase detector for very high frequency clock and data recovery circuits |
US5239561A (en) * | 1991-07-15 | 1993-08-24 | National Semiconductor Corporation | Phase error processor |
EP0741931A1 (en) * | 1994-09-28 | 1996-11-13 | Koninklijke Philips Electronics N.V. | Phase-locked loop, phase comparator for use in the phase-locked loop, and reproducing device including the phase-locked loop |
AU2759601A (en) * | 2000-01-06 | 2001-07-16 | Data Sciences International, Inc. | Estimation of error angle in ultrasound flow measurement |
US6539316B1 (en) | 2000-01-06 | 2003-03-25 | Data Sciences International, Inc. | Phase detector |
US6435037B1 (en) | 2000-01-06 | 2002-08-20 | Data Sciences International, Inc. | Multiplexed phase detector |
US6595071B1 (en) | 2000-01-06 | 2003-07-22 | Transoma Medical, Inc. | Estimation of error angle in ultrasound flow measurement |
CN113093517B (en) * | 2021-04-12 | 2022-04-08 | 湖南师范大学 | Precise short-time interval measurement system and measurement method based on Beidou clock |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3986125A (en) * | 1975-10-31 | 1976-10-12 | Sperry Univac Corporation | Phase detector having a 360 linear range for periodic and aperiodic input pulse streams |
US4371974A (en) * | 1981-02-25 | 1983-02-01 | Rockwell International Corporation | NRZ Data phase detector |
US4568881A (en) * | 1983-05-03 | 1986-02-04 | Magnetic Peripherals Inc. | Phase comparator and data separator |
JPH0770168B2 (en) * | 1987-08-17 | 1995-07-31 | 日本電気株式会社 | PLL circuit for magnetic disk device |
-
1990
- 1990-06-01 DE DE59008878T patent/DE59008878D1/en not_active Expired - Fee Related
- 1990-06-01 EP EP90110408A patent/EP0402711B1/en not_active Expired - Lifetime
- 1990-06-01 AT AT90110408T patent/ATE121239T1/en not_active IP Right Cessation
- 1990-06-14 NO NO902663A patent/NO176229C/en unknown
Also Published As
Publication number | Publication date |
---|---|
NO176229C (en) | 1995-02-22 |
NO902663D0 (en) | 1990-06-14 |
NO176229B (en) | 1994-11-14 |
ATE121239T1 (en) | 1995-04-15 |
DE59008878D1 (en) | 1995-05-18 |
EP0402711B1 (en) | 1995-04-12 |
EP0402711A1 (en) | 1990-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930003584A (en) | Phase Detectors for Ultra High Frequency Clocks and Data Recovery Circuits | |
ES2095932T3 (en) | PHASE SYNCHRONIZATION CIRCUIT FREQUENCY SYNTHESIZER WITH HARD LIMITER ACTIVATED BY A DIRECT DIGITAL SYNTHESIZER. | |
KR930003595A (en) | Phase error handler | |
KR970004334A (en) | Timing signal generating circuit | |
IE45458L (en) | Miller-encoded message decoder | |
ATE142831T1 (en) | DIGITAL PHASE LOCK LOOP | |
NO902663D0 (en) | PROCEDURE AND CLUTCH DEVICE FOR PHASIFICALLY REGENERATING A TASK SIGNAL. | |
US4646167A (en) | Time code decoder | |
HK1013357A1 (en) | Arrangement for reproducing n digital signals from n adjacent tracks on a record carrier | |
SE9301327L (en) | Reference signal composed of clock signal and synchronization signal, synchronization device and method, etc. reference signal | |
GB2227136A (en) | Frequency tracking system | |
ATE123363T1 (en) | METHOD AND CIRCUIT ARRANGEMENT FOR A PHASE COMPARATOR. | |
JPS5252616A (en) | Synchronous signal generating circuit in data reading device | |
SU836812A1 (en) | Device for measuring binary signal predominances | |
SU1265838A1 (en) | Device for reproducing digital information from magnetic record medium | |
ATA98791A (en) | DIGITAL PHASE CONTROL CIRCUIT | |
KR940005057Y1 (en) | Master clock circuit | |
EP0133279A3 (en) | Method for bit rate transformation of digital signals | |
DK132995A (en) | Method for generating an output signal, dependent on an external signal and a first reference signal, as well as digital phase lock circuit with a voltage controlled oscillator | |
ATE103431T1 (en) | DIGITAL PHASE DETECTOR. | |
EP0249060A3 (en) | Self-adjusting single-shot for phase-locked oscillator | |
KR890015235A (en) | Data Separator and Signal Processing Circuit | |
KR970013709A (en) | Phase control device | |
JPS5732161A (en) | Modulation system for digital signal | |
KR930005399A (en) | Digital Data Synchronization Signal Detection Circuit |