NO121790B - - Google Patents

Download PDF

Info

Publication number
NO121790B
NO121790B NO0560/70A NO56070A NO121790B NO 121790 B NO121790 B NO 121790B NO 0560/70 A NO0560/70 A NO 0560/70A NO 56070 A NO56070 A NO 56070A NO 121790 B NO121790 B NO 121790B
Authority
NO
Norway
Prior art keywords
counter
write
register
delay
input
Prior art date
Application number
NO0560/70A
Other languages
English (en)
Norwegian (no)
Inventor
G Hemdal
N Lennmarker
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of NO121790B publication Critical patent/NO121790B/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System (AREA)
  • Exchange Systems With Centralized Control (AREA)
NO0560/70A 1969-02-18 1970-02-17 NO121790B (fi)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE02240/69A SE328918B (fi) 1969-02-18 1969-02-18

Publications (1)

Publication Number Publication Date
NO121790B true NO121790B (fi) 1971-04-13

Family

ID=20259609

Family Applications (1)

Application Number Title Priority Date Filing Date
NO0560/70A NO121790B (fi) 1969-02-18 1970-02-17

Country Status (11)

Country Link
US (1) US3644895A (fi)
JP (1) JPS5220811B1 (fi)
BE (1) BE746140A (fi)
DK (1) DK123955B (fi)
FI (1) FI54752C (fi)
FR (1) FR2035563A5 (fi)
GB (1) GB1285656A (fi)
NL (1) NL7002190A (fi)
NO (1) NO121790B (fi)
SE (1) SE328918B (fi)
SU (1) SU362551A3 (fi)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3927394A (en) * 1972-02-29 1975-12-16 Nippon Steel Corp Control system for computer use for on-line control
FR2188884A5 (fi) * 1972-06-15 1974-01-18 Jeumont Schneider
US3969703A (en) * 1973-10-19 1976-07-13 Ball Corporation Programmable automatic controller
US4270185A (en) * 1977-06-20 1981-05-26 Motorola Israel Limited Memory control circuitry for a supervisory control system
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
DE3507326A1 (de) * 1985-03-01 1986-09-04 Siemens AG, 1000 Berlin und 8000 München Anordnung zur zeitverzoegerten weiterleitung von seriell auftretenden digitalen datenfolgen
EP1085426B1 (en) * 1999-09-13 2006-01-11 Nippon Telegraph and Telephone Corporation Parallel-processing apparatus and method
US20020187446A1 (en) * 2001-06-07 2002-12-12 Wong Chi Lam Torch lighter for cigar
US20040249997A1 (en) * 2003-02-26 2004-12-09 Umberhocker Richard B. System and method for communicating data

Also Published As

Publication number Publication date
DK123955B (da) 1972-08-21
FI54752B (fi) 1978-10-31
SE328918B (fi) 1970-09-28
DE2007401A1 (de) 1970-08-20
JPS5220811B1 (fi) 1977-06-06
GB1285656A (en) 1972-08-16
FI54752C (fi) 1979-02-12
DE2007401B2 (de) 1973-01-04
NL7002190A (fi) 1970-08-20
BE746140A (fr) 1970-07-31
SU362551A3 (fi) 1972-12-13
FR2035563A5 (fi) 1970-12-18
US3644895A (en) 1972-02-22

Similar Documents

Publication Publication Date Title
US2800278A (en) Number signal analysing means for electronic digital computing machines
US3407387A (en) On-line banking system
US4298928A (en) Data transfer system for data exchange between two operation processors
US3470542A (en) Modular system design
US3209330A (en) Data processing apparatus including an alpha-numeric shift register
US4835675A (en) Memory unit for data tracing
US4459681A (en) FIFO Memory device
US4175287A (en) Elastic store slip control circuit apparatus and method for preventing overlapping sequential read and write operations
NO121790B (fi)
US4954994A (en) FIFO memory capable of simultaneously selecting a plurality of word lines
GB1449229A (en) Data processing system and method therefor
US3462743A (en) Path finding apparatus for switching network
US4388701A (en) Recirculating loop memory array having a shift register buffer for parallel fetching and storing
US3699535A (en) Memory look-ahead connection arrangement for writing into an unoccupied address and prevention of reading out from an empty address
GB1105582A (en) Information processing systems
US4692897A (en) Arrangement for dynamic range checking or matching for digital values in a software system
US3309674A (en) Pattern recognition devices
ES348591A1 (es) Un metodo de multiplicar el control, por medio de instruc- ciones procedentes de un medio de entrada-salida, de una pluralidad de dispositivos de almacenaje de datos.
US3237169A (en) Simultaneous read-write addressing
US3845282A (en) Apparatus and method for unambiguous counter reading
US4453227A (en) Method and apparatus for transferring a bit pattern field into a memory
US3713113A (en) High speed pattern mass memory device
US4837748A (en) Counting RAM
US3815096A (en) Stacking store having overflow indication for the transmission of data in the chronological order of their appearance
US3614751A (en) Memory circuit