NL8801119A - Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning. - Google Patents

Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning. Download PDF

Info

Publication number
NL8801119A
NL8801119A NL8801119A NL8801119A NL8801119A NL 8801119 A NL8801119 A NL 8801119A NL 8801119 A NL8801119 A NL 8801119A NL 8801119 A NL8801119 A NL 8801119A NL 8801119 A NL8801119 A NL 8801119A
Authority
NL
Netherlands
Prior art keywords
transistors
circuit
transmission gates
logic
threshold voltage
Prior art date
Application number
NL8801119A
Other languages
English (en)
Dutch (nl)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Priority to NL8801119A priority Critical patent/NL8801119A/nl
Priority to JP1103313A priority patent/JPH0217714A/ja
Priority to EP89201053A priority patent/EP0339737A1/de
Priority to KR1019890005472A priority patent/KR900017173A/ko
Publication of NL8801119A publication Critical patent/NL8801119A/nl

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
NL8801119A 1988-04-29 1988-04-29 Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning. NL8801119A (nl)

Priority Applications (4)

Application Number Priority Date Filing Date Title
NL8801119A NL8801119A (nl) 1988-04-29 1988-04-29 Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning.
JP1103313A JPH0217714A (ja) 1988-04-29 1989-04-21 低しきい電圧を持つ転送ゲートを備えた組合せ論理機能を有する集積回路
EP89201053A EP0339737A1 (de) 1988-04-29 1989-04-24 Logische integrierte Schaltung mit kombinatorischer logischer Funktionalität mit Transmissionsgattern mit niedriger Schwellenspannung
KR1019890005472A KR900017173A (ko) 1988-04-29 1989-04-26 집적회로

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8801119A NL8801119A (nl) 1988-04-29 1988-04-29 Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning.
NL8801119 1988-04-29

Publications (1)

Publication Number Publication Date
NL8801119A true NL8801119A (nl) 1989-11-16

Family

ID=19852225

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8801119A NL8801119A (nl) 1988-04-29 1988-04-29 Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning.

Country Status (4)

Country Link
EP (1) EP0339737A1 (de)
JP (1) JPH0217714A (de)
KR (1) KR900017173A (de)
NL (1) NL8801119A (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3178799B2 (ja) * 1997-04-18 2001-06-25 シャープ株式会社 Ｍｏｓ論理回路及びこのｍｏｓ論理回路を備えた半導体装置
JP3382144B2 (ja) * 1998-01-29 2003-03-04 株式会社東芝 半導体集積回路装置
CN104967437B (zh) * 2015-07-01 2018-02-06 东南大学 硅基低漏电流悬臂梁栅cmos传输门及制备方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
US4595845A (en) * 1984-03-13 1986-06-17 Mostek Corporation Non-overlapping clock CMOS circuit with two threshold voltages
WO1986005935A1 (en) * 1985-03-26 1986-10-09 American Telephone & Telegraph Company Complementary fet delay/logic cell

Also Published As

Publication number Publication date
KR900017173A (ko) 1990-11-15
JPH0217714A (ja) 1990-01-22
EP0339737A1 (de) 1989-11-02

Similar Documents

Publication Publication Date Title
US6169419B1 (en) Method and apparatus for reducing standby leakage current using a transistor stack effect
US5115150A (en) Low power CMOS bus receiver with small setup time
JP3031195B2 (ja) 入出力バッファ回路装置
US5117130A (en) Integrated circuits which compensate for local conditions
US5825206A (en) Five volt safe output buffer circuit that controls the substrate and gates of the pull-up devices
KR20040075873A (ko) 입력버퍼 및 전압레벨 검출방법
Aipperspach et al. A 0.2-/spl mu/m, 1.8-V, SOI, 550-MHZ, 64-b PowerPC microprocessor with copper interconnects
JP2000013215A (ja) 半導体集積回路
US5986472A (en) Voltage level translation for an output driver system with a bias generator
EP0660521A2 (de) VLSI Chip und Treiberschaltung mit reduziertern Verbrauch
US5910735A (en) Method and apparatus for safe mode in dynamic logic using dram cell
US4503341A (en) Power-down inverter circuit
US6107847A (en) Zero power reset circuit for low voltage CMOS circuits
KR100207486B1 (ko) 반도체 장치의 패드 신호 검출 회로
US4570085A (en) Self booting logical AND circuit
US20040160244A1 (en) Sense amplifier having synchronous reset or asynchronous reset capability
NL8801119A (nl) Logische geintegreerde schakeling met transmissiepoorten met lage drempelspanning.
US6009030A (en) Sense amplifier enable signal generating circuit of semiconductor memory devices
US5463335A (en) Power up detection circuits
KR100300687B1 (ko) 반도체집적회로
KR19980058197A (ko) 제어신호를 이용한 출력패드 회로
KR960702698A (ko) 전자 회로(CMOS input with Vcc compensated dynamic threshold)
US5682116A (en) Off chip driver having slew rate control and differential voltage protection circuitry
JPS63161720A (ja) Ｃｍｏｓ論理回路
KR100282708B1 (ko) 반도체 장치의 입력 회로 (input circuit of semiconductor device)

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed