NL7607336A - CELL-SUPPLIED ADDRESSABLE SCHEMES, SUCH AS MEMORY SCHEMES. - Google Patents

CELL-SUPPLIED ADDRESSABLE SCHEMES, SUCH AS MEMORY SCHEMES.

Info

Publication number
NL7607336A
NL7607336A NL7607336A NL7607336A NL7607336A NL 7607336 A NL7607336 A NL 7607336A NL 7607336 A NL7607336 A NL 7607336A NL 7607336 A NL7607336 A NL 7607336A NL 7607336 A NL7607336 A NL 7607336A
Authority
NL
Netherlands
Prior art keywords
schemes
addressable
supplied
cell
memory
Prior art date
Application number
NL7607336A
Other languages
Dutch (nl)
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/592,979 external-priority patent/US4047163A/en
Priority claimed from US05/593,090 external-priority patent/US4051354A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of NL7607336A publication Critical patent/NL7607336A/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
NL7607336A 1975-07-03 1976-07-02 CELL-SUPPLIED ADDRESSABLE SCHEMES, SUCH AS MEMORY SCHEMES. NL7607336A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/592,979 US4047163A (en) 1975-07-03 1975-07-03 Fault-tolerant cell addressable array
US05/593,090 US4051354A (en) 1975-07-03 1975-07-03 Fault-tolerant cell addressable array

Publications (1)

Publication Number Publication Date
NL7607336A true NL7607336A (en) 1977-01-05

Family

ID=27081591

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7607336A NL7607336A (en) 1975-07-03 1976-07-02 CELL-SUPPLIED ADDRESSABLE SCHEMES, SUCH AS MEMORY SCHEMES.

Country Status (4)

Country Link
DE (1) DE2629893A1 (en)
FR (1) FR2316692A1 (en)
GB (1) GB1550675A (en)
NL (1) NL7607336A (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS595497A (en) * 1982-07-02 1984-01-12 Hitachi Ltd Semiconductor rom
GB2129585B (en) * 1982-10-29 1986-03-05 Inmos Ltd Memory system including a faulty rom array
JPH0670880B2 (en) * 1983-01-21 1994-09-07 株式会社日立マイコンシステム Semiconductor memory device
FR2554622B1 (en) * 1983-11-03 1988-01-15 Commissariat Energie Atomique METHOD FOR MANUFACTURING A MATRIX OF ELECTRONIC COMPONENTS
JPS6199999A (en) * 1984-10-19 1986-05-19 Hitachi Ltd Semiconductor storage device
KR910005601B1 (en) * 1989-05-24 1991-07-31 삼성전자주식회사 Semiconductor memory device having redundunt block
GB8912866D0 (en) * 1989-06-05 1989-07-26 Code Masters Softwara Interfacing device for a computer games system
GB9305801D0 (en) * 1993-03-19 1993-05-05 Deans Alexander R Semiconductor memory system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2356167A1 (en) * 1973-11-09 1975-05-15 Horst Dipl Ing Henn Highly integrated solid-body memory - has memory units made on common substratum material

Also Published As

Publication number Publication date
GB1550675A (en) 1979-08-15
FR2316692B1 (en) 1982-10-08
DE2629893A1 (en) 1977-01-20
FR2316692A1 (en) 1977-01-28

Similar Documents

Publication Publication Date Title
NL186783C (en) MEMORY ADDRESSING DEVICE.
NL7605718A (en) DISK MEMORY.
NL7604382A (en) RACK.
NL7407119A (en) MEMORY SYSTEM.
SE7508445L (en) POLYSTER SOFTENER.
NL7612301A (en) MEMORY SYSTEM.
NL7608899A (en) INFLATOR.
BE848083A (en) TRAILER,
NL7502212A (en) DOMAIN MEMORY SYSTEM.
NL161222B (en) TRAILER.
NL7605024A (en) MATRIX MEMORY.
NL7607984A (en) SEMICONDUCTOR MEMORY.
NL7408737A (en) MEMORY SWITCH.
NL7607336A (en) CELL-SUPPLIED ADDRESSABLE SCHEMES, SUCH AS MEMORY SCHEMES.
NL7513348A (en) IDENTIFICATION SCHEME.
NL7604936A (en) VOLTAGE MEMORY.
NL7607985A (en) 12-ALKOXY-3,7,11-TRIMETHYLDODECATETRAENS.
NL7606236A (en) SUBSTITUTED PYRIDAZONS.
NL7606019A (en) ASSOCIATIVE MEMORY.
NL7513517A (en) DERIVATIVE OF 5,7-DIHYDROXY-TETRAHYDROISOQUINOLINE.
NL7612064A (en) WALK-AROUND STORAGE INSTALLATION.
NL7602038A (en) HOLDER-INJECTION SPACE UNIT.
NL7612714A (en) SUBSTITUTED TETRAELKYLPIPERIDIN-4-OXIMES.
NL7507050A (en) MEMORY SYSTEM.
NL7604036A (en) GROUPS OF CYLINDRICAL OBJECTS, SUCH AS CIGARETTES.

Legal Events

Date Code Title Description
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
BV The patent application has lapsed