NL7400047A - - Google Patents

Info

Publication number
NL7400047A
NL7400047A NL7400047A NL7400047A NL7400047A NL 7400047 A NL7400047 A NL 7400047A NL 7400047 A NL7400047 A NL 7400047A NL 7400047 A NL7400047 A NL 7400047A NL 7400047 A NL7400047 A NL 7400047A
Authority
NL
Netherlands
Application number
NL7400047A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL7400047A publication Critical patent/NL7400047A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
    • G06F7/5045—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other for multiple operands

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Logic Circuits (AREA)
  • Error Detection And Correction (AREA)
NL7400047A 1972-12-29 1974-01-02 NL7400047A (fi)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7247029A FR2212952A5 (fi) 1972-12-29 1972-12-29

Publications (1)

Publication Number Publication Date
NL7400047A true NL7400047A (fi) 1974-07-02

Family

ID=9109547

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7400047A NL7400047A (fi) 1972-12-29 1974-01-02

Country Status (11)

Country Link
US (1) US3941990A (fi)
BE (1) BE808706A (fi)
DE (1) DE2363262A1 (fi)
DK (1) DK140612B (fi)
FR (1) FR2212952A5 (fi)
GB (1) GB1451974A (fi)
IE (1) IE38630B1 (fi)
IT (1) IT1006685B (fi)
LU (1) LU69036A1 (fi)
NL (1) NL7400047A (fi)
SE (1) SE402493B (fi)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5557948A (en) * 1978-10-25 1980-04-30 Hitachi Ltd Digital adder
FR2454136B1 (fr) * 1979-04-12 1985-12-06 Materiel Telephonique Additionneur sequentiel rapide
US4368993A (en) * 1981-04-30 1983-01-18 Centronics Data Computer Corporation Replaceable assembly for multicolor printing
GB8707493D0 (en) * 1987-03-28 1987-08-05 Stonefield Systems Plc Cellular array processing
US5105379A (en) * 1990-04-05 1992-04-14 Vlsi Technology, Inc. Incrementing subtractive circuits
EP0489952B1 (de) * 1990-12-11 1998-08-19 Siemens Aktiengesellschaft Schaltungsanordnung zur digitalen Bit-seriellen Signalverarbeitung
CA2135857A1 (en) * 1994-01-03 1995-07-04 Shay-Ping Thomas Wang Neural network utilizing logarithmic function and method of using same
US5958001A (en) * 1994-03-31 1999-09-28 Motorola, Inc. Output-processing circuit for a neural network and method of using same
US5685008A (en) * 1995-03-13 1997-11-04 Motorola, Inc. Computer Processor utilizing logarithmic conversion and method of use thereof
US5644520A (en) * 1995-05-31 1997-07-01 Pan; Shao Wei Accumulator circuit and method of use thereof
US5771391A (en) * 1995-08-28 1998-06-23 Motorola Inc. Computer processor having a pipelined architecture and method of using same
US7395298B2 (en) * 1995-08-31 2008-07-01 Intel Corporation Method and apparatus for performing multiply-add operations on packed data
US6385634B1 (en) * 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US6230257B1 (en) 1998-03-31 2001-05-08 Intel Corporation Method and apparatus for staggering execution of a single packed data instruction using the same circuit
US6230253B1 (en) * 1998-03-31 2001-05-08 Intel Corporation Executing partial-width packed data instructions
US7430578B2 (en) * 2001-10-29 2008-09-30 Intel Corporation Method and apparatus for performing multiply-add operations on packed byte data
CN104202053B (zh) * 2014-07-17 2017-04-19 南京航空航天大学 一种快速n位原码到补码的转换装置和转换方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3264458A (en) * 1963-04-04 1966-08-02 Burroughs Corp Serial binary adder

Also Published As

Publication number Publication date
IT1006685B (it) 1976-10-20
IE38630L (en) 1974-06-29
US3941990A (en) 1976-03-02
FR2212952A5 (fi) 1974-07-26
DK140612C (fi) 1980-02-25
SE402493B (sv) 1978-07-03
LU69036A1 (fi) 1974-07-05
IE38630B1 (en) 1978-04-26
GB1451974A (fi) 1976-10-06
BE808706A (fr) 1974-06-17
DK140612B (da) 1979-10-08
DE2363262A1 (de) 1974-07-04

Similar Documents

Publication Publication Date Title
FR2212952A5 (fi)
CS152184B1 (fi)
CS152934B1 (fi)
CS152948B1 (fi)
CS153311B1 (fi)
CS153887B1 (fi)
CS154096B1 (fi)
CS154093B1 (fi)
CH571386A5 (fi)
CH573557A5 (fi)
CH559489A5 (fi)
CH559550A5 (fi)
CH559598A5 (fi)
CH560410A (fi)
CH560870A5 (fi)
CH561486A5 (fi)
CH561670A5 (fi)
CH562334A5 (fi)
CH566566A5 (fi)
CH567900A5 (fi)
CH569267A5 (fi)
CH569854A5 (fi)
CH570153A5 (fi)
CH570340A5 (fi)
BG20645A1 (fi)

Legal Events

Date Code Title Description
BV The patent application has lapsed