FR2212952A5 - - Google Patents

Info

Publication number
FR2212952A5
FR2212952A5 FR7247029A FR7247029A FR2212952A5 FR 2212952 A5 FR2212952 A5 FR 2212952A5 FR 7247029 A FR7247029 A FR 7247029A FR 7247029 A FR7247029 A FR 7247029A FR 2212952 A5 FR2212952 A5 FR 2212952A5
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7247029A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Original Assignee
Alcatel CIT SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA filed Critical Alcatel CIT SA
Priority to FR7247029A priority Critical patent/FR2212952A5/fr
Priority to DK662273AA priority patent/DK140612B/da
Priority to IE2239/73A priority patent/IE38630B1/xx
Priority to BE1005585A priority patent/BE808706A/fr
Priority to DE19732363262 priority patent/DE2363262A1/de
Priority to LU69036A priority patent/LU69036A1/xx
Priority to SE7317458A priority patent/SE402493B/xx
Priority to IT32335/73A priority patent/IT1006685B/it
Priority to GB6028373A priority patent/GB1451974A/en
Priority to US05/429,803 priority patent/US3941990A/en
Priority to NL7400047A priority patent/NL7400047A/xx
Application granted granted Critical
Publication of FR2212952A5 publication Critical patent/FR2212952A5/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
    • G06F7/5045—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other for multiple operands
FR7247029A 1972-12-29 1972-12-29 Expired FR2212952A5 (fr)

Priority Applications (11)

Application Number Priority Date Filing Date Title
FR7247029A FR2212952A5 (fr) 1972-12-29 1972-12-29
DK662273AA DK140612B (da) 1972-12-29 1973-12-06 Serieadder.
IE2239/73A IE38630B1 (en) 1972-12-29 1973-12-11 Binary adders
BE1005585A BE808706A (fr) 1972-12-29 1973-12-17 Additionneur-serie
DE19732363262 DE2363262A1 (de) 1972-12-29 1973-12-19 Serienaddierer
LU69036A LU69036A1 (fr) 1972-12-29 1973-12-20
SE7317458A SE402493B (sv) 1972-12-29 1973-12-27 Serie-adderare
IT32335/73A IT1006685B (it) 1972-12-29 1973-12-28 Addizionature in serie
GB6028373A GB1451974A (fr) 1972-12-29 1973-12-31
US05/429,803 US3941990A (en) 1972-12-29 1974-01-02 Series type adder for adding plural binary numbers
NL7400047A NL7400047A (fr) 1972-12-29 1974-01-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7247029A FR2212952A5 (fr) 1972-12-29 1972-12-29

Publications (1)

Publication Number Publication Date
FR2212952A5 true FR2212952A5 (fr) 1974-07-26

Family

ID=9109547

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7247029A Expired FR2212952A5 (fr) 1972-12-29 1972-12-29

Country Status (11)

Country Link
US (1) US3941990A (fr)
BE (1) BE808706A (fr)
DE (1) DE2363262A1 (fr)
DK (1) DK140612B (fr)
FR (1) FR2212952A5 (fr)
GB (1) GB1451974A (fr)
IE (1) IE38630B1 (fr)
IT (1) IT1006685B (fr)
LU (1) LU69036A1 (fr)
NL (1) NL7400047A (fr)
SE (1) SE402493B (fr)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5557948A (en) * 1978-10-25 1980-04-30 Hitachi Ltd Digital adder
FR2454136B1 (fr) * 1979-04-12 1985-12-06 Materiel Telephonique Additionneur sequentiel rapide
US4368993A (en) * 1981-04-30 1983-01-18 Centronics Data Computer Corporation Replaceable assembly for multicolor printing
GB8707493D0 (en) * 1987-03-28 1987-08-05 Stonefield Systems Plc Cellular array processing
US5105379A (en) * 1990-04-05 1992-04-14 Vlsi Technology, Inc. Incrementing subtractive circuits
DE59010847D1 (de) * 1990-12-11 1998-09-24 Siemens Ag Schaltungsanordnung zur digitalen Bit-seriellen Signalverarbeitung
CA2135857A1 (fr) * 1994-01-03 1995-07-04 Shay-Ping Thomas Wang Reseau neuronal une fonction logarithmique et methode d'utilisation de cette fonction
US5958001A (en) * 1994-03-31 1999-09-28 Motorola, Inc. Output-processing circuit for a neural network and method of using same
US5685008A (en) * 1995-03-13 1997-11-04 Motorola, Inc. Computer Processor utilizing logarithmic conversion and method of use thereof
US5644520A (en) * 1995-05-31 1997-07-01 Pan; Shao Wei Accumulator circuit and method of use thereof
US5771391A (en) * 1995-08-28 1998-06-23 Motorola Inc. Computer processor having a pipelined architecture and method of using same
US7395298B2 (en) * 1995-08-31 2008-07-01 Intel Corporation Method and apparatus for performing multiply-add operations on packed data
US6385634B1 (en) 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US6230257B1 (en) 1998-03-31 2001-05-08 Intel Corporation Method and apparatus for staggering execution of a single packed data instruction using the same circuit
US6230253B1 (en) * 1998-03-31 2001-05-08 Intel Corporation Executing partial-width packed data instructions
US7430578B2 (en) * 2001-10-29 2008-09-30 Intel Corporation Method and apparatus for performing multiply-add operations on packed byte data
CN104202053B (zh) * 2014-07-17 2017-04-19 南京航空航天大学 一种快速n位原码到补码的转换装置和转换方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3264458A (en) * 1963-04-04 1966-08-02 Burroughs Corp Serial binary adder

Also Published As

Publication number Publication date
SE402493B (sv) 1978-07-03
US3941990A (en) 1976-03-02
IT1006685B (it) 1976-10-20
DK140612B (da) 1979-10-08
GB1451974A (fr) 1976-10-06
IE38630L (en) 1974-06-29
LU69036A1 (fr) 1974-07-05
NL7400047A (fr) 1974-07-02
DK140612C (fr) 1980-02-25
IE38630B1 (en) 1978-04-26
BE808706A (fr) 1974-06-17
DE2363262A1 (de) 1974-07-04

Similar Documents

Publication Publication Date Title
FR2212952A5 (fr)
FR2171117A1 (fr)
NO134577C (fr)
JPS5221800B2 (fr)
CS157542B1 (fr)
JPS4941626A (fr)
JPS4947506A (fr)
JPS5330433Y2 (fr)
JPS4974725U (fr)
CS151839B1 (fr)
CS150079B1 (fr)
CS156196B1 (fr)
CS157403B1 (fr)
CS152250B1 (fr)
CS153392B1 (fr)
CS155021B1 (fr)
CS152198B1 (fr)
CS157798B1 (fr)
JPS49106107U (fr)
JPS4916845U (fr)
CH14973A4 (fr)
CH559899A5 (fr)
CH1352272A4 (fr)
CH1445373A4 (fr)
CH569299A5 (fr)

Legal Events

Date Code Title Description
ST Notification of lapse