NL7211229A - - Google Patents

Info

Publication number
NL7211229A
NL7211229A NL7211229A NL7211229A NL7211229A NL 7211229 A NL7211229 A NL 7211229A NL 7211229 A NL7211229 A NL 7211229A NL 7211229 A NL7211229 A NL 7211229A NL 7211229 A NL7211229 A NL 7211229A
Authority
NL
Netherlands
Application number
NL7211229A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL7211229A publication Critical patent/NL7211229A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G06F7/495—Adding; Subtracting in digit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
NL7211229A 1971-08-30 1972-08-17 NL7211229A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7131333A FR2151477A5 (fr) 1971-08-30 1971-08-30

Publications (1)

Publication Number Publication Date
NL7211229A true NL7211229A (fr) 1973-03-02

Family

ID=9082316

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7211229A NL7211229A (fr) 1971-08-30 1972-08-17

Country Status (8)

Country Link
US (1) US3795897A (fr)
JP (1) JPS4833740A (fr)
BE (1) BE787672A (fr)
BR (1) BR7205848D0 (fr)
DE (1) DE2238409A1 (fr)
FR (1) FR2151477A5 (fr)
IT (1) IT964194B (fr)
NL (1) NL7211229A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961170A (en) * 1971-04-22 1976-06-01 Ing. C. Olivetti & C., S.P.A. Fixed point to floating point conversion in an electronic computer
DE2737483C3 (de) * 1977-08-19 1980-07-03 Siemens Ag, 1000 Berlin Und 8000 Muenchen Korrektur-Schaltungsanordnung für Additions- oder Substraktionsoperationen mit nicht-hexadezimalen Operanden in hexadezimalen Rechenwerken

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2969913A (en) * 1954-02-23 1961-01-31 Hughes Aircraft Co Circuits for selectively shifting, extracting, and inserting digital information
US3529296A (en) * 1967-06-08 1970-09-15 Filmotype Corp Hyphen-based line composing apparatus and method
US3507998A (en) * 1967-12-07 1970-04-21 Teletype Corp Resynchronizing circuit
US3662346A (en) * 1969-02-15 1972-05-09 Sanyo Electric Co Information output system
US3648237A (en) * 1969-02-28 1972-03-07 Ibm Apparatus and method for obtaining synchronization of a maximum length pseudorandom sequence
US3613082A (en) * 1969-06-30 1971-10-12 Sanders Associates Inc Logic evaluator and adaptive recognition network

Also Published As

Publication number Publication date
IT964194B (it) 1974-01-21
BE787672A (fr) 1972-12-18
BR7205848D0 (pt) 1974-08-22
JPS4833740A (fr) 1973-05-12
FR2151477A5 (fr) 1973-04-20
DE2238409A1 (de) 1973-03-08
US3795897A (en) 1974-03-05

Similar Documents

Publication Publication Date Title
ATA136472A (fr)
AU2658571A (fr)
AU2691671A (fr)
AU2485671A (fr)
AU3005371A (fr)
AU2952271A (fr)
AU2941471A (fr)
AU2894671A (fr)
AU2742671A (fr)
AU2684071A (fr)
AU2564071A (fr)
AU2473671A (fr)
AU2399971A (fr)
AU3038671A (fr)
AU2486471A (fr)
AU3025871A (fr)
AU2503871A (fr)
AU2456871A (fr)
AU2577671A (fr)
AU2588771A (fr)
AU2654071A (fr)
AU2455871A (fr)
AU2669471A (fr)
AU2415871A (fr)
AU2684171A (fr)