NL1004826A1 - Programmageheugenstelsel voor processoren. - Google Patents

Programmageheugenstelsel voor processoren.

Info

Publication number
NL1004826A1
NL1004826A1 NL1004826A NL1004826A NL1004826A1 NL 1004826 A1 NL1004826 A1 NL 1004826A1 NL 1004826 A NL1004826 A NL 1004826A NL 1004826 A NL1004826 A NL 1004826A NL 1004826 A1 NL1004826 A1 NL 1004826A1
Authority
NL
Netherlands
Prior art keywords
processors
memory system
program memory
program
memory
Prior art date
Application number
NL1004826A
Other languages
English (en)
Other versions
NL1004826C2 (nl
Inventor
Rebecca Gabzdyl
Brian Mcgovern
Original Assignee
Nokia Mobile Phones Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Mobile Phones Ltd filed Critical Nokia Mobile Phones Ltd
Publication of NL1004826A1 publication Critical patent/NL1004826A1/nl
Application granted granted Critical
Publication of NL1004826C2 publication Critical patent/NL1004826C2/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G06F8/447—Target code generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Executing Machine-Instructions (AREA)
  • Stored Programmes (AREA)
  • Devices For Executing Special Programs (AREA)
NL1004826A 1995-12-22 1996-12-18 Programmageheugenstelsel voor processoren. NL1004826C2 (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9526457A GB2308470B (en) 1995-12-22 1995-12-22 Program memory scheme for processors
GB9526457 1995-12-22

Publications (2)

Publication Number Publication Date
NL1004826A1 true NL1004826A1 (nl) 1997-12-10
NL1004826C2 NL1004826C2 (nl) 2000-11-06

Family

ID=10786026

Family Applications (1)

Application Number Title Priority Date Filing Date
NL1004826A NL1004826C2 (nl) 1995-12-22 1996-12-18 Programmageheugenstelsel voor processoren.

Country Status (5)

Country Link
US (1) US5964861A (nl)
JP (1) JP3175921B2 (nl)
FR (1) FR2742891B1 (nl)
GB (1) GB2308470B (nl)
NL (1) NL1004826C2 (nl)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0899653B1 (en) * 1997-08-29 2006-10-04 Matsushita Electric Industrial Co., Ltd. Processor with reduced number of conditional instructions
US6862563B1 (en) 1998-10-14 2005-03-01 Arc International Method and apparatus for managing the configuration and functionality of a semiconductor design
US6477683B1 (en) * 1999-02-05 2002-11-05 Tensilica, Inc. Automated processor generation system for designing a configurable processor and method for the same
US6477697B1 (en) 1999-02-05 2002-11-05 Tensilica, Inc. Adding complex instruction extensions defined in a standardized language to a microprocessor design to produce a configurable definition of a target instruction set, and hdl description of circuitry necessary to implement the instruction set, and development and verification tools for the instruction set
EP1159693A2 (en) * 1999-02-05 2001-12-05 Tensilica, Inc. Automated processor generation system & method for designing a configurable processor
US6427202B1 (en) * 1999-05-04 2002-07-30 Microchip Technology Incorporated Microcontroller with configurable instruction set
US6560754B1 (en) 1999-05-13 2003-05-06 Arc International Plc Method and apparatus for jump control in a pipelined processor
WO2001069411A2 (en) 2000-03-10 2001-09-20 Arc International Plc Memory interface and method of interfacing between functional entities
US7051189B2 (en) 2000-03-15 2006-05-23 Arc International Method and apparatus for processor code optimization using code compression
US20020046396A1 (en) * 2000-08-02 2002-04-18 Knoll Stephen J. Object file server (OFS)
CN1666202A (zh) 2002-04-25 2005-09-07 Arc国际公司 管理集成电路设计的装置和方法
GB2399901B (en) * 2003-03-27 2005-12-28 Micron Technology Inc System and method for encoding processing element commands in an active memory device
US20050289523A1 (en) * 2004-06-24 2005-12-29 Broadcom Corporation Method and apparatus for transforming code of a non-proprietary program language into proprietary program language
CN101542434A (zh) * 2006-11-21 2009-09-23 日本电气株式会社 指令操作码生成系统
US8127113B1 (en) 2006-12-01 2012-02-28 Synopsys, Inc. Generating hardware accelerators and processor offloads
CN104025042B (zh) * 2011-12-30 2016-09-07 英特尔公司 指令处理方法和装置
US9250900B1 (en) 2014-10-01 2016-02-02 Cadence Design Systems, Inc. Method, system, and computer program product for implementing a microprocessor with a customizable register file bypass network
WO2019005165A1 (en) 2017-06-30 2019-01-03 Intel Corporation METHOD AND APPARATUS FOR VECTORIZING INDIRECT UPDATING BUCKLES

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4994960A (en) * 1986-01-16 1991-02-19 Jupiter Technology, Inc. Interrupt system for transmitting interrupt request signal and interrupt vector based upon output of synchronized counters representing selected priority value
FI89838C (fi) * 1990-08-30 1993-11-25 Nokia Mobile Phones Ltd Dynamiskt spaenningsintegreringsfoerfarande samt kopplingar foer utfoerande och tillaempande av foerfarandet
EP0735464B1 (en) * 1991-03-07 1998-07-01 Digital Equipment Corporation Method and apparatus for computer code processing in a code translator
FI88567C (fi) * 1991-07-04 1993-05-25 Nokia Mobile Phones Ltd En generell synkronisk 2N+1 -divisor
FI88837C (fi) * 1991-08-15 1993-07-12 Nokia Mobile Phones Ltd Frekvensdividering med udda tal och decimaltal
US5289059A (en) * 1992-06-05 1994-02-22 Nokia Mobile Phones, Ltd. Switched capacitor decimator
FI95980C (fi) * 1992-09-04 1996-04-10 Nokia Mobile Phones Ltd Menetelmä ja kytkentäjärjestely ajan mittaamiseksi tarkasti epätarkalla kellolla
US5481683A (en) * 1992-10-30 1996-01-02 International Business Machines Corporation Super scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructions
FI93684C (fi) * 1993-04-23 1995-05-10 Nokia Mobile Phones Ltd Menetelmä signaalin käsittelemiseksi ja menetelmän mukainen signaalinkäsittelypiiri
US5509129A (en) * 1993-11-30 1996-04-16 Guttag; Karl M. Long instruction word controlling plural independent processor operations
GB2286265B (en) * 1994-01-26 1998-02-18 Advanced Risc Mach Ltd selectable processing registers
GB2289354B (en) * 1994-05-03 1997-08-27 Advanced Risc Mach Ltd Multiple instruction set mapping
GB2307072B (en) * 1994-06-10 1998-05-13 Advanced Risc Mach Ltd Interoperability with multiple instruction sets
US5581776A (en) * 1995-02-03 1996-12-03 Nokia Mobile Phones Limited Branch control system for rom-programmed processor

Also Published As

Publication number Publication date
FR2742891A1 (fr) 1997-06-27
GB9526457D0 (en) 1996-02-21
US5964861A (en) 1999-10-12
JPH09231262A (ja) 1997-09-05
JP3175921B2 (ja) 2001-06-11
FR2742891B1 (fr) 2003-11-14
GB2308470B (en) 2000-02-16
NL1004826C2 (nl) 2000-11-06
GB2308470A (en) 1997-06-25

Similar Documents

Publication Publication Date Title
DE69404439D1 (de) Programmodellierungssystem.
DE69715536D1 (de) Fehlertolerantes verarbeitungssystem
NL1004826A1 (nl) Programmageheugenstelsel voor processoren.
DE69614034D1 (de) Rechnersystem
NO980511D0 (no) Databehandlingssystem
DE69604249T2 (de) Fehlertolerantes verteiltes Steuerungssystem
DE69628808D1 (de) Datenverarbeitungssystem
DE69614978T2 (de) Datenverarbeitungssystem
DE69604881D1 (de) Lichtempfindliches, wärmeentwickelbares Material
DE69819610D1 (de) Verteiltes Verarbeitungstypensteuerungssystem
DE69620278D1 (de) Steuerungssystem für Prozessor
DE69619120T2 (de) Automatisiertes immunotest-verarbeitungssystem
NL1004048A1 (nl) Radarsysteem.
ATA43196A (de) Pyrometallurgisches system
NL1003881A1 (nl) Legbatterij voor gevogelte.
DE59605364D1 (de) Rechnersystem
DE69712986D1 (de) Programmentwicklungssystem
DE69617831D1 (de) Dokumentverarbeitungssystem
DE69628768D1 (de) Rechnersystem
DE29503256U1 (de) EDV-System-Koffer
NL1000783C1 (nl) Automatische progammagenerator.
DE29607137U1 (de) Datenverarbeitungsanlage
NL1000212C2 (nl) Scharniersysteem.
DE29511392U1 (de) Steigbügel
DE29613822U1 (de) Mehrrechnersystem

Legal Events

Date Code Title Description
AD1A A request for search or an international type search has been filed
RD2N Patents in respect of which a decision has been taken or a report has been made (novelty report)

Effective date: 20000901

PD2B A search report has been drawn up
VD1 Lapsed due to non-payment of the annual fee

Effective date: 20070701