MY112861A - Viterbi decoder for digital packet signals - Google Patents
Viterbi decoder for digital packet signalsInfo
- Publication number
- MY112861A MY112861A MYPI97001485A MYPI19971485A MY112861A MY 112861 A MY112861 A MY 112861A MY PI97001485 A MYPI97001485 A MY PI97001485A MY PI19971485 A MYPI19971485 A MY PI19971485A MY 112861 A MY112861 A MY 112861A
- Authority
- MY
- Malaysia
- Prior art keywords
- data
- response
- trellis
- signal
- formats
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Dc Digital Transmission (AREA)
Abstract
AN ADAPTIVE TRELLIS DECODER (24) SEAMLESSLY SWITCHES BETWEEN MULTIPLE INPUT SIGNAL FORMATS. THE TRELLIS DECODER EMPLOYS A CODE SEQUENCE DETECTION SYSTEM (30,40), DESCRIBED IN THE CONTEXT OF AN EXEMPLARY VITERBI DECODING SYSTEM, THAT DETECTS CODES IN AN INPUT INTERLEAVED PACKET D''ATA SIGNAL. THE CODE SEQUENCE DETECTION SYSTEM ALSO REDUCES THE DELAY (LATENCY) BETWEEN THE INPUT OF ENCODED DATA AND THE OUTPUT OF DECODED DATA. THE CODE SEQUENCE DETECTION SYSTEM PROVIDES BRANCH METRIC VALUES IN RESPONSE TO THE INPUT INTERLEAVED PACKET DATA SIGNAL WHICH EXHIBITS ONE OF A PLURALITY OF SIGNAL FORMATS, E.G. PARTIAL RESPONSE AND NORMAL FORMATS. A VITERBI DECODER ( 40) DECODES THE PACKET DATA SIGNAL TO PRODUCE A DECODED OUTPUT IN RESPONSE TO THE BRANCH METRIC VALUES WHICH INCLUDE A SUBSTANTIALLY REPLICATED VALUE ASSOCIATED WITH ONE OF THE FORMATS. THE VITERBI DECODER INCLUDES A COMPARISON NETWORK (43) THAT PROVIDES DECISION DATA IN RESPONSE TO BRANCH METRIC VALUES ASSOCIATED WITH THE TRELLIS ENCODED DATA PACKETS. THE DECISION DATA IS ORGANIZED BY TRELLIS STATE AND BY DATA PACKET AND IS ASSOCIATED WITH TRELLIS STATE TRANSITIONS. A TRACEBACK NETWORK (47) PROVIDES DECODED DATA IN RESPONSE TO THE ORGANIZED DECISION DATA.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/629,672 US5841819A (en) | 1996-04-09 | 1996-04-09 | Viterbi decoder for digital packet signals |
Publications (1)
Publication Number | Publication Date |
---|---|
MY112861A true MY112861A (en) | 2001-09-29 |
Family
ID=24524005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MYPI97001485A MY112861A (en) | 1996-04-09 | 1997-04-07 | Viterbi decoder for digital packet signals |
Country Status (4)
Country | Link |
---|---|
KR (1) | KR100495185B1 (en) |
DE (1) | DE69722304T2 (en) |
HK (1) | HK1005397A1 (en) |
MY (1) | MY112861A (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970010103B1 (en) * | 1994-04-12 | 1997-06-21 | Lg Electronics Inc | Partial response trellis decoder for hdtv |
-
1997
- 1997-03-27 DE DE69722304T patent/DE69722304T2/en not_active Expired - Lifetime
- 1997-04-07 MY MYPI97001485A patent/MY112861A/en unknown
- 1997-04-09 KR KR1019970012980A patent/KR100495185B1/en not_active IP Right Cessation
-
1998
- 1998-05-27 HK HK98104561A patent/HK1005397A1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
HK1005397A1 (en) | 1999-01-08 |
KR970073148A (en) | 1997-11-07 |
DE69722304D1 (en) | 2003-07-03 |
KR100495185B1 (en) | 2005-11-16 |
MX9702556A (en) | 1998-03-31 |
DE69722304T2 (en) | 2004-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0801501A3 (en) | Viterbi decoder for digital packet signals | |
CA2134996A1 (en) | Apparatus and Method for Trellis Decoder | |
CA2290580A1 (en) | Device and method for selecting turbo or non-turbo error correction codes based on data type or length | |
GB2326570A (en) | Decoding trellis coded data | |
CA2354580A1 (en) | An iterative decoder and an iterative decoding method for a communication system | |
GB2366708A (en) | Partial response channel having combined MTR and parity constraints | |
JPH10215189A (en) | Non-equalized digital receiver using block decoding with erasure and error correction | |
JPH11501485A (en) | Multi-codebook variable length decoder | |
CA2131242C (en) | Apparatus for error-correct decoding in a digital data communications system | |
DE69431065D1 (en) | Viterbi pipelinedekoder | |
EP0823787A3 (en) | A rate 16/17 ENDEC with independent high/low byte decoding | |
US7289569B2 (en) | HDTV trellis decoder architecture | |
WO2002060071A3 (en) | Viterbi decoder | |
CA2116069C (en) | Method and apparatus for error-control coding in a digital data communications system | |
MY112861A (en) | Viterbi decoder for digital packet signals | |
JP5567155B2 (en) | Method and apparatus for improved multimedia decoder | |
MX9702559A (en) | Code sequence detection in a trellis decoder. | |
KR19990076387A (en) | Retracement device of lattice decoder | |
MX9804018A (en) | Method and apparatus for conditionally combining bit metrics in a viterbi decoder for decoding a received information signal. | |
MY117646A (en) | Digital packet data trellis decoder | |
EP0655843A1 (en) | Digital receiver with minimum cost index register | |
MX9702558A (en) | Multiple mode trellisdecoder for a digital signal processing system. | |
KR100296358B1 (en) | The decoder for a rate-matching turbo code | |
KR100461208B1 (en) | Video data processing system and signal processing method in the system | |
CA2241691A1 (en) | Method and apparatus for symbol decoding using a variable number of survivor paths |