KR970010103B1 - Partial response trellis decoder for hdtv - Google Patents
Partial response trellis decoder for hdtv Download PDFInfo
- Publication number
- KR970010103B1 KR970010103B1 KR94007641A KR19940007641A KR970010103B1 KR 970010103 B1 KR970010103 B1 KR 970010103B1 KR 94007641 A KR94007641 A KR 94007641A KR 19940007641 A KR19940007641 A KR 19940007641A KR 970010103 B1 KR970010103 B1 KR 970010103B1
- Authority
- KR
- South Korea
- Prior art keywords
- hdtv
- outputs
- distance
- ruler
- partial response
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/256—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with trellis coding, e.g. with convolutional codes and TCM
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1737—Controllable logic circuits using multiplexers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6343—Error control coding in combination with techniques for partial response channels, e.g. recording
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
Abstract
The partial response trellis decoder of HDTV(High Definition Television) includes the distance mapper(49) which outputs by computing the euclidean distance(d0,d1,d2,d3) by inputting the output signal from the post-comb, the viterbi decoder(50) that outputs 1 byte at a time by viterbi decoding the euclidean distance(d0,d1,d2,d3) which outputted from the distance mapper, the delay part(51,52,53) that forms the current state and the next state by delaying the outputted data from the viterbi decoder in 3 steps, the ruler selector(54) which selects the ruler type according to the transition of the current state and the next state which formed at the delay part, and the slicer that outputs 1 byte by slicing the input signal and the distance mapper from the post-comb by the selected ruler type from the ruler selector.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94007641A KR970010103B1 (en) | 1994-04-12 | 1994-04-12 | Partial response trellis decoder for hdtv |
US08/376,369 US5508752A (en) | 1994-04-12 | 1995-01-23 | Partial response trellis decoder for high definition television (HDTV) system |
CNB2005100046097A CN100340105C (en) | 1994-04-12 | 1995-02-17 | Digit television system with partial corresponding structure decoder |
CN95102034.XA CN1112807C (en) | 1994-04-12 | 1995-02-17 | Partial response trellis decoder |
EP95301549A EP0677965B1 (en) | 1994-04-12 | 1995-03-09 | Partial response trellis decoder |
DE69531973T DE69531973T2 (en) | 1994-04-12 | 1995-03-09 | Partial response trellis decoder |
US09/053,131 USRE36980E (en) | 1994-04-12 | 1998-04-01 | Partial response trellis decoder for high definition television (HDTV) system |
CN02120676.7A CN1207907C (en) | 1994-04-12 | 2002-05-28 | Digit television system with partial corresponding structure decoder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94007641A KR970010103B1 (en) | 1994-04-12 | 1994-04-12 | Partial response trellis decoder for hdtv |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950030653A KR950030653A (en) | 1995-11-24 |
KR970010103B1 true KR970010103B1 (en) | 1997-06-21 |
Family
ID=19380884
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94007641A KR970010103B1 (en) | 1994-04-12 | 1994-04-12 | Partial response trellis decoder for hdtv |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970010103B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101158098B1 (en) * | 2005-11-25 | 2012-06-22 | 삼성전자주식회사 | Digital broadcasting transmission/reception devices capable of improving receiving performance and signal processing method thereof |
US8223823B2 (en) | 2005-11-25 | 2012-07-17 | Samsung Electronics Co., Ltd. | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69722304T2 (en) * | 1996-04-09 | 2004-04-29 | Thomson Multimedia | Viterbi decoder for digital packet signals |
-
1994
- 1994-04-12 KR KR94007641A patent/KR970010103B1/en not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101158098B1 (en) * | 2005-11-25 | 2012-06-22 | 삼성전자주식회사 | Digital broadcasting transmission/reception devices capable of improving receiving performance and signal processing method thereof |
US8223823B2 (en) | 2005-11-25 | 2012-07-17 | Samsung Electronics Co., Ltd. | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof |
US8320501B2 (en) | 2005-11-25 | 2012-11-27 | Samsung Electronics Co., Ltd. | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof |
US8537918B2 (en) | 2005-11-25 | 2013-09-17 | Samsung Electronics Co., Ltd. | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR950030653A (en) | 1995-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0801502B1 (en) | Code sequence detection in a trellis decoder | |
EP1014589B1 (en) | A variable length codeword decoder | |
CA2134996A1 (en) | Apparatus and Method for Trellis Decoder | |
KR950035221A (en) | Soft symbol generation method and circuit | |
DE69431065D1 (en) | Viterbi pipelinedekoder | |
GB2333000A (en) | Finite state machine coding of information | |
KR970010103B1 (en) | Partial response trellis decoder for hdtv | |
EP1495572B1 (en) | Hdtv trellis decoder architecture | |
JPH0738445A (en) | Variable-length sign decoder | |
WO2000000893A3 (en) | Memory arrangement based on rate conversion | |
CA2212099C (en) | Apparatus and method for removing error data decoding delay in a dtv | |
EP1017179A3 (en) | Error correcting encoder and error correcting decoder | |
US20020057742A1 (en) | Sorting device of variable-length code | |
US7263141B1 (en) | Code mapping in a trellis decoder | |
US5602548A (en) | Data output apparatus for variable length decoder | |
EP1091579A2 (en) | Trellis demapper for Trellis decoder | |
KR970073092A (en) | Multiple mode trellis decoder for a digital signal processing system | |
KR100275267B1 (en) | High speed variable length code decoding apparatus | |
KR100495185B1 (en) | Trellis encoded video input processing system and signal processing method in the system | |
KR0125125B1 (en) | High-speed apparatus for decoding variable length code | |
KR100461208B1 (en) | Video data processing system and signal processing method in the system | |
KR100205226B1 (en) | A detector of start code in video decoder | |
JPH05235779A (en) | Digital demodulation circuit | |
KR970055625A (en) | Viterbi Decoder | |
MXPA97002558A (en) | Encouraged decoder of multiple modes for a digital sign processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120827 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20130823 Year of fee payment: 17 |
|
EXPY | Expiration of term |