MX9701492A - Red de oscilacion en un sistema de recuperacion de tiempo digital. - Google Patents

Red de oscilacion en un sistema de recuperacion de tiempo digital.

Info

Publication number
MX9701492A
MX9701492A MX9701492A MX9701492A MX9701492A MX 9701492 A MX9701492 A MX 9701492A MX 9701492 A MX9701492 A MX 9701492A MX 9701492 A MX9701492 A MX 9701492A MX 9701492 A MX9701492 A MX 9701492A
Authority
MX
Mexico
Prior art keywords
signal
interpolator
transmitter
coupled
phase error
Prior art date
Application number
MX9701492A
Other languages
English (en)
Other versions
MXPA97001492A (es
Inventor
Paul Gothard Knutson
Kumar Ramaswamy
David Lowell Mcneely
Original Assignee
Thomson Consumer Electronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Consumer Electronics filed Critical Thomson Consumer Electronics
Publication of MX9701492A publication Critical patent/MX9701492A/es
Publication of MXPA97001492A publication Critical patent/MXPA97001492A/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50—All digital phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
    • H04L7/0335—Gardner detector
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multimedia (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Synchronizing For Television (AREA)
  • Details Of Television Systems (AREA)

Abstract

Un sistema de recuperacion de tiempo para un receptor de señales digitales, recibe una señal de un transmisor, representando símbolos sucesivos. Los símbolos se someten a la exhibicion de regímenes de símbolos multiples. El sistema deriva una señal que habilita muestras de la señal de entrada recibida y emplea un solo oscilador fijo de frecuencias . Una fuente (10) de muestras que representan la señal recibida, se prueban en una frecuencia fija. Un interpolador (12) se acopla a la fuente de muestras y responde a una señal de control. El interpolador produce muestras tomadas en tiempos sincronizados con los símbolos sucesivos del transmisor. Un detector de error de fases (16) se acopla al interpolador, detecta un error de faces entre los tiempos de muestras de las muestras sincronizadas del transmisor producidas por el interpolador y tomo el tiempo de los símbolos de transmisor sucesivos y suministra una señal de error de fases. La señal de fases se acopla a una terminal de entrada de una sumadora (32) y una fuente (31) de una señal de retraso nominal se acopla a la otra. Un retraso controlado numéricamente (34-36) produce la señal de control para el interpolador en respuesta a la señal de la sumadora. Una señal de salida del interpolador se filtra mediante un filtro de configuracion de pulsos no adaptable, fijo (14).
MXPA/A/1997/001492A 1996-02-27 1997-02-27 Red de oscilacion en un sistema de recuperacion de tiempo digital MXPA97001492A (es)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US1233996P 1996-02-27 1996-02-27
US012339 1996-02-27
US72177896A 1996-09-25 1996-09-25
US721778 1996-09-25

Publications (2)

Publication Number Publication Date
MX9701492A true MX9701492A (es) 1998-06-28
MXPA97001492A MXPA97001492A (es) 1998-10-30

Family

ID=

Also Published As

Publication number Publication date
SG65637A1 (en) 1999-06-22
EP0793364A2 (en) 1997-09-03
ID16049A (id) 1997-08-28
BR9701070A (pt) 1998-06-30
JPH09247571A (ja) 1997-09-19

Similar Documents

Publication Publication Date Title
MY114450A (en) Timing recovery system for a digital signal processor
CA2109877C (en) Clock recovery circuit
MY132131A (en) Signal processing system
KR0178750B1 (ko) 전-디지탈 심볼타이밍 복구장치
EP0153107A3 (en) Clock recovery apparatus and method for a ring-type data communications network
US5524126A (en) Symbol timing recovery using fir data interpolators
EP0716528A3 (en) Acquisition of carrier phase and symbol timing through joint estimation of phase and timing adjustments
CA1057406A (en) Method and device for synchronizing the receiver clock in a data transmission system
US6707868B1 (en) Apparatus for recovering timing of a digital signal for a transceiver
US6198780B1 (en) Method and apparatus for symbol timing recovery of a vestigial sideband television signal
JP2613256B2 (ja) ディジタル復調装置
MY117729A (en) Digital variable symbol timing recovery system for qam
EP0793365A3 (en) Filter in a digital timing recovery system
US4488296A (en) Time division multiple access system for transmitting an analog signal by the use of bursts without substantial interruption
MX9701492A (es) Red de oscilacion en un sistema de recuperacion de tiempo digital.
AU636263B2 (en) Frequency and time slot synchronization using adaptive filtering
KR100324749B1 (ko) 최대 가능성 심볼 타이밍 복원기
AU632940B2 (en) Phase-lock loop device operable at a high speed
KR100247349B1 (ko) 심볼타이밍복구장치
Haoui et al. An all-digital timing recovery scheme for voiceband data modems
KR970064030A (ko) 디지탈 타이밍 복원 시스템내의 발진 회로망
KR970061126A (ko) 디지탈 신호 처리기용의 타이밍 복원 시스템
KR970063979A (ko) 디지탈 타이밍 복원 시스템내의 필터
KR100364542B1 (ko) 심볼 동기화 장치
Ahmad et al. DSP implementation of a preambleless all-digital OQPSK demodulator for maritime and mobile data communications