KR980004009A - Latch data select output circuit - Google Patents

Latch data select output circuit Download PDF

Info

Publication number
KR980004009A
KR980004009A KR1019960021521A KR19960021521A KR980004009A KR 980004009 A KR980004009 A KR 980004009A KR 1019960021521 A KR1019960021521 A KR 1019960021521A KR 19960021521 A KR19960021521 A KR 19960021521A KR 980004009 A KR980004009 A KR 980004009A
Authority
KR
South Korea
Prior art keywords
data
latch
multiplexer
output
latches
Prior art date
Application number
KR1019960021521A
Other languages
Korean (ko)
Inventor
한상옥
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019960021521A priority Critical patent/KR980004009A/en
Publication of KR980004009A publication Critical patent/KR980004009A/en

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

본 발명은 입력된 데이터의 사이즈에 따라 공급되는 로드신호에 의해 데이터를 각각 래치하는 제1, 2래치부와, 상기 제1, 2래치부에 래치된 데이터의 상위 비트를 데이터 셀렉터신호에 따라 멀티플렉싱하는 제1멀티플렉서부와, 상기 제1, 2래치부에 래치된 데이터의 하위 비트를 데이터 셀렉터신호에 따라 멀티플렉싱하는 제2멀티플렉서부와, 상기 제1, 2 멀티플렉서부에서 각각 출력된 데이터를 셀렉터신호에 따라 멀티플렉싱하여 출력하는 제3멀티플렉서부로 구성되어, 입력된 데이터의 사이즈에 따라 복수 개의 래치회로 래치시킨 후 셀렉터신호에 따라 상기 복수 개의 래치회로에서 출력되는 데이터를 멀티플렉싱하여 희망하는 데이터를 선택 출력하므로 래치회로를 효율적으로 이용하는 래치 데이터 선택 출력 회로에 관한 것이다.The present invention multiplexes the first and second latches for latching data according to the load signal supplied according to the size of the input data, and the upper bits of the data latched in the first and second latches according to the data selector signal. A first multiplexer unit configured to multiplex the lower bits of the data latched in the first and second latch units according to a data selector signal, and data output from the first and second multiplexer units, respectively; And a third multiplexer unit for multiplexing and outputting the plurality of latch circuits, and latching the plurality of latch circuits according to the size of the input data, and then multiplexing the data output from the plurality of latch circuits according to the selector signal to selectively output desired data. A latch data selection output circuit using the latch circuit efficiently.

Description

래치 데이터 선택 출력 회로Latch data select output circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 래치 데이터 선택 출력 회로를 나타낸 도면이다.1 is a diagram illustrating a latch data select output circuit according to the present invention.

Claims (1)

입력된 데이터의 사이즈에 따라 공급되는 로드신호에 의해 데이터를 각각 래치하는 제1, 2래치부와, 상기 제1,2래치부에 래치된 데이터의 상위 비트를 데이터 셀렉터신호에 따라 멀티플렉싱하는 제1멀티플렉서부와, 상기 제1, 2래치부에 래치된 데이터의 하위 비트를 데이터 셀렉터신호에 따라 멀티플렉싱하는 제1멀티플렉서부와, 상기 제1, 2 멀티플렉서부에서 각각 출력된 데이터를 셀렉터신호에 따라 멀티플렉싱하여 출력하는 제3멀티플렉서부로 구성된 것을 특징으로 하는 래치 데이터 선택 출력 회로.First and second latches respectively latching data according to a load signal supplied according to the size of the input data, and first bits multiplexing upper bits of data latched in the first and second latches according to data selector signals. A multiplexer unit, a first multiplexer unit multiplexing the lower bits of the data latched in the first and second latch units according to a data selector signal, and the data output from the first and second multiplexer units, respectively, according to a selector signal And a third multiplexer section configured to output the data. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019960021521A 1996-06-14 1996-06-14 Latch data select output circuit KR980004009A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960021521A KR980004009A (en) 1996-06-14 1996-06-14 Latch data select output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960021521A KR980004009A (en) 1996-06-14 1996-06-14 Latch data select output circuit

Publications (1)

Publication Number Publication Date
KR980004009A true KR980004009A (en) 1998-03-30

Family

ID=66287370

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960021521A KR980004009A (en) 1996-06-14 1996-06-14 Latch data select output circuit

Country Status (1)

Country Link
KR (1) KR980004009A (en)

Similar Documents

Publication Publication Date Title
KR890009092A (en) Programmable Logic Devices
KR910008977A (en) Variable length code demodulation device
KR920008768A (en) Semiconductor memory device
KR890007126A (en) Programmable Input / Output Circuitry
KR910017757A (en) Matrix switch device
KR950024069A (en) Variable length code decoding device
KR910003486A (en) Bit order switch
KR960036749A (en) Variable-length decoding device
KR960009092A (en) Semiconductor Integrated Circuits with Testable Blocks
KR910014800A (en) Barrel shifter
KR980004009A (en) Latch data select output circuit
KR910014949A (en) Shift register
KR970029772A (en) Ultra-Scale Integrated Circuits for Bit-Serial Matrix Prefix
KR910006986A (en) Function selection circuit
KR960026651A (en) Fusing system
KR890015244A (en) Digital clip circuit
KR960039766A (en) Circuit with N: 1 multiplexing switching function of the board
KR900019388A (en) Scan Data Conversion Circuit
KR860009419A (en) Integrated electronic multiple circuit
KR970078024A (en) Shift circuit
KR960032930A (en) Data transfer circuit
KR950022599A (en) PCM Data Conversion and Demultiplexing Circuit for Electronic Switching System
KR960024432A (en) 2-Serial Shift Register of Boundary Scan
KR920003714A (en) Output path occupancy indicating device of space division exchange
KR970004648A (en) Clock signal selection output circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination