KR970073004A - An RF reception control processing method such as a television receiver - Google Patents

An RF reception control processing method such as a television receiver Download PDF

Info

Publication number
KR970073004A
KR970073004A KR1019960011889A KR19960011889A KR970073004A KR 970073004 A KR970073004 A KR 970073004A KR 1019960011889 A KR1019960011889 A KR 1019960011889A KR 19960011889 A KR19960011889 A KR 19960011889A KR 970073004 A KR970073004 A KR 970073004A
Authority
KR
South Korea
Prior art keywords
age
reception state
forming
state
contact window
Prior art date
Application number
KR1019960011889A
Other languages
Korean (ko)
Other versions
KR100218064B1 (en
Inventor
은성규
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019960011889A priority Critical patent/KR100218064B1/en
Publication of KR970073004A publication Critical patent/KR970073004A/en
Application granted granted Critical
Publication of KR100218064B1 publication Critical patent/KR100218064B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/52Automatic gain control

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Thin Film Transistor (AREA)

Abstract

본 발명은 티브이 수상기 등의 에이지시 전압 조절 수단에 관한 것으로서, 종래에는 이러한 시스템에서 에이지시 전압이 세트가 놓여져 있는 수신 지역의 전계 강도 강/약에 관계없이 세트 제작자가 세트가 놓여있는 수신 상태에 따라 조절된 값으로 세팅하여 공급하고 있기 때문에 세트 사용자가 있는 지역의 전계 강도가 세팅된 에이지시값 보다 강하거나 약한 지역에서는 에이지시값의 불일치로 화면 간섭이 생기는 등의 불리한 현상을 피하기 어려운 것이었다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an age voltage adjusting means such as a television receiver, and in such a system, a set maker sets a receiving state in which a set is placed, regardless of the strength / It is difficult to avoid an adverse phenomenon such as a screen interference due to mismatch of the age value in a region where the electric field strength of the region where the set user is located is stronger or weaker than the set age value.

본 발명은 종래의 이러한 문제점을 개선할 수 있도록 상기 시스템의 알에프 에이지시부(23)와 튜너(24) 에이지시단에는 마이크로 컴퓨터(25)의 에이지시 조절단이 연결되어져 있고, 이 시스템에는 수신제어 처리 프로그램(100)이 탑재되어져 있으며, 이는 시스템이 파워온된 상태에서(스텝 101), 에이지시값을 센터값에 일치시키고(스텝 102), 이후 사용자가 화면을 보면서 알에프 수신상태를 체크하고(스텝 103), 다시, 상기 화면에 나타난 비디오 신호의 수신상태가 정상적이면 현재수신상태를 메모리에 기억시켜 수신상태를 유지하고(스텝 104), 불량시에는 사용자가화면을 보면서 조작하는 업/다운 키 누름을 인식하여 최적값을 설정하며(스텝 105), 설정이 완료되면 오케이 버튼의 입력이 있는가를 체크하여(스텝 106) 종료하는 일련의 처리단계로 이뤄져 있는 티브이 수상기 등의 알에프 수신제어 처리방법을 제공하는데 있다.In order to overcome such a problem, the present invention is connected to the AGE control unit of the microcomputer 25 at the beginning of the AGE unit 23 and the tuner 24 of the system, The program 100 is mounted, and in the state where the system is powered on (step 101), the age value is matched with the center value (step 102), and then the user checks the reception state of the RF 103). If the reception state of the video signal displayed on the screen is normal, the current reception state is stored in the memory and the reception state is maintained (step 104). If the video signal is not good, the user presses the up / down key (Step 105). When the setting is completed, it is checked whether there is an OK button input (step 106), and the process ends. To provide a received RF receiver such as a V-control processing method.

Description

티브이 수상기등의 알에프 수신제어 처리방법An RF reception control processing method such as a television receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제8도는 본 발명의 다른 실시예에 의해 제조된 박막트랜지스터를 도시한 단면도이다.FIG. 8 is a cross-sectional view of a thin film transistor manufactured according to another embodiment of the present invention. FIG.

Claims (3)

박막트랜지스터를 형성하는 제1단계; 상기 박막트랜지스터를 구성하는 소오스/드레인을 노출시키는 1차 접촉창을 형성하는 제2단계; 상기 1차 접촉창과 접속하는 패드를 형성하는 제3단계; 상기 패드가 형성되어 있는 결과물 기판 전면에 층간절연층을 형성하는 제4단계; 상기 패드를 노출시키는 2차 접촉창을 상기 층간절연층에 형성하는 제5단계; 및 상기 2차 접촉창을 통해 상기 패드와 접속하는 소오스/드레인 전극을 형성하는 제6단계를 포함하는 것을 특징으로 하는 박막트랜지스터 제조방법.A first step of forming a thin film transistor; A second step of forming a primary contact window exposing a source / drain constituting the thin film transistor; A third step of forming a pad connected to the primary contact window; A fourth step of forming an interlayer insulating layer on the entire surface of the resultant substrate on which the pads are formed; Forming a second contact window in the interlayer dielectric layer to expose the pad; And a sixth step of forming a source / drain electrode connected to the pad through the secondary contact window. 제1항에 있어서, 상기 소오스/드레인은 다결정 실리콘으로 된 활성층에 형성되고, 상기 제1접촉창은 상기소오스/드레인을 절연하는 산화막에 형성되는 것을 특징으로 하는 박막트랜지스터 제조방법.The method of claim 1, wherein the source / drain is formed in an active layer made of polycrystalline silicon, and the first contact window is formed in an oxide film insulating the source / drain. 제2항에 있어서, 상기 산화막은 1,000Å-2,000Å 정도의 두께로 형성되는 것을 특징으로 하는 박막트랜지스터 제조방법.The method of claim 2, wherein the oxide layer is formed to a thickness of about 1,000 Å to 2,000 Å. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960011889A 1996-04-19 1996-04-19 Rf receiving signal control method of a television KR100218064B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960011889A KR100218064B1 (en) 1996-04-19 1996-04-19 Rf receiving signal control method of a television

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960011889A KR100218064B1 (en) 1996-04-19 1996-04-19 Rf receiving signal control method of a television

Publications (2)

Publication Number Publication Date
KR970073004A true KR970073004A (en) 1997-11-07
KR100218064B1 KR100218064B1 (en) 1999-09-01

Family

ID=19456113

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960011889A KR100218064B1 (en) 1996-04-19 1996-04-19 Rf receiving signal control method of a television

Country Status (1)

Country Link
KR (1) KR100218064B1 (en)

Also Published As

Publication number Publication date
KR100218064B1 (en) 1999-09-01

Similar Documents

Publication Publication Date Title
US5929948A (en) Black matrix coupled to common electrode through a transparent conductive film
US6692997B2 (en) Thin film transistors with dual layered source/drain electrodes and manufacturing method thereof, and active matrix display device and manufacturing method thereof
US6812054B2 (en) TFT type optical detecting sensor implementing different TFTs and the fabricating method thereof
US6838716B2 (en) CMOS image sensor and manufacturing method of the same
JPH1197705A (en) Semiconductor integrated circuit
EP1100128A4 (en) Semiconductor device and method of manufacture thereof
JP3490216B2 (en) Method for manufacturing switching element substrate
US6107662A (en) Thin film transistor and method for fabricating the same
KR100493976B1 (en) Projector equipped with semiconductor device, active matrix device and active matrix device
KR970073004A (en) An RF reception control processing method such as a television receiver
JPH0828507B2 (en) Semiconductor device
JPH07142538A (en) Semiconductor device
US3911466A (en) Digitally controllable enhanced capacitor
JPH09293873A (en) Semiconductor device and manufacture thereof
US20240021765A1 (en) Array substrate, manufacturing method thereof, and display panel
JPH10275914A (en) Semiconductor device
KR100236612B1 (en) Manufacturing method of storage capacity element in active matrix liquid crystal display device
JPH04316333A (en) Manufacture of thin-film transistor
JPS641794Y2 (en)
CN110728919B (en) Transparent display panel, manufacturing method thereof and display device
JPS59121979A (en) High dielectric strength insulated gate type semiconductor device
JPH09237899A (en) Manufacture of thin film transistor
JP2005109237A (en) Semiconductor device and manufacturing method therefor, active matrix substrate, electro-optical device, and electronic equipment
US20040104389A1 (en) [a polysilicon thin film transistor]
JPH07142916A (en) Antenna device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee