KR970072707A - Signal phase detection device - Google Patents

Signal phase detection device Download PDF

Info

Publication number
KR970072707A
KR970072707A KR1019960013615A KR19960013615A KR970072707A KR 970072707 A KR970072707 A KR 970072707A KR 1019960013615 A KR1019960013615 A KR 1019960013615A KR 19960013615 A KR19960013615 A KR 19960013615A KR 970072707 A KR970072707 A KR 970072707A
Authority
KR
South Korea
Prior art keywords
terminal
signal
signal phase
signal applied
outputting
Prior art date
Application number
KR1019960013615A
Other languages
Korean (ko)
Other versions
KR0156415B1 (en
Inventor
성영철
Original Assignee
정장호
Lg 정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정장호, Lg 정보통신주식회사 filed Critical 정장호
Priority to KR1019960013615A priority Critical patent/KR0156415B1/en
Publication of KR970072707A publication Critical patent/KR970072707A/en
Application granted granted Critical
Publication of KR0156415B1 publication Critical patent/KR0156415B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
    • H03K5/1534—Transition or edge detectors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Radio Transmission System (AREA)

Abstract

본 발명은 신호위상 감지장치에 관한 것으로, 특히 간단하고 저렴한 비용으로 리이드와 래그(Lead and Lag)를 정확하게 감지하도록 한 신호위상 감지장치에 관한 것이다. 종래의 신호위상 감지장치는 두 개의 3단자 직각 하이브리드와 두개의 혼합기를 사용함에 있어 수신되는 두 신호를 혼합하여 출력할 때 이상적이 아니라 다른 고차항들도 같이 출력되므로써, 사실 해당 불필요한 신호를 제거해야 하는 번거로움이 생긴다. 본 발명에 의하여 한 개의 4단자 직각 하이브리드를 사용하여 보다 간단하고 저렴한 비용으로 불필요한 신호를 제거해야 하는 번거로움없이 두 입력 신호에 대한 리이드와 래그를 용이하게 감지할 수 있어 스페이스 다이버시티 수신 시스템에 적합하다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a signal phase sensing apparatus, and more particularly, to a signal phase sensing apparatus that accurately detects a lead and a lag at a simple and low cost. Conventional signal phase sensing devices use two 3-terminal quadrature hybrids and two mixers. When mixing two received signals, it is not ideal, but other high-order signals are output as well. It becomes troublesome to do. According to the present invention, it is possible to easily detect a lead and a lag for two input signals without the hassle of removing unnecessary signals at a simpler and lower cost by using a four-terminal right angle hybrid, which is suitable for a space diversity receiving system Do.

Description

신호위상 감지장치Signal phase detection device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제3도는 본 발명의 실시예에 따른 신호위상 감지장치를 나타낸 구성블록도이다.FIG. 3 is a block diagram of a signal phase sensing apparatus according to an embodiment of the present invention.

Claims (1)

신호위상 감지장치에 있어서, 단자1을 통해 인가되는 신호를 위상 지연없이 단자3측으로 출력함과 동시에 90°만큼 위상 지연시켜 단자4측으로 출력하고, 단자2를 통해 인가되는 신호를 위상 지연없이 해당 단자4측으로 출력함과 동시에 90°만큼 위상 지연시켜 해당 단자3측으로 출력하는 4단자와 직각 하이브리드와; 상기 단자3측에 구비하여 상기 단자1과 단자2를 통해 인가되는 신호를 독립적으로 작용하는 제1정합부하와; 상기 단자4측에 구비하여 상기 단자1과 단자2를 통해 인가되는 신호를 독립적으로 작용하는 제2정합부하와; 상기 단자3을 통해 인가되는 신호의 진폭을 감지하여 디지탈값으로 출력하는 제1레벨 감지부와; 상기 단자4를 통해 인가되는 신호의 진폭을 감지하여 디지탈값으로 출력하는 제2레벨 감지부와; 상기 제1레벨 감지부로부터 인가되는 신호에서 상기 제2레벨 감지부로부터 인가되는 신호를 감산하여 감산 결과 신호를 출력하는 감산부를 포함하는 것을 특징으로 하는 신호위상 감지장치.In the signal phase detection apparatus, a signal applied through a terminal 1 is output to the terminal 3 side without a phase delay, and at the same time a phase delay of 90 degrees is output to a terminal 4 side. A 4-terminal and a quadrature hybrid outputting the signal to the terminal 4 side and outputting the signal to the terminal 3 side with a phase delay of 90 °; A first matching load provided on the terminal 3 side and acting independently of a signal applied through the terminal 1 and the terminal 2; A second matching load provided on the terminal 4 side and acting independently of a signal applied through the terminal 1 and the terminal 2; A first level sensing unit for sensing an amplitude of a signal applied through the terminal 3 and outputting the digital signal as a digital value; A second level sensing unit sensing the amplitude of a signal applied through the terminal 4 and outputting the digital value as a digital value; And a subtracter for subtracting a signal applied from the second level sensing unit from a signal applied from the first level sensing unit and outputting a subtraction result signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960013615A 1996-04-30 1996-04-30 Signal phase detecting apparatus KR0156415B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960013615A KR0156415B1 (en) 1996-04-30 1996-04-30 Signal phase detecting apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960013615A KR0156415B1 (en) 1996-04-30 1996-04-30 Signal phase detecting apparatus

Publications (2)

Publication Number Publication Date
KR970072707A true KR970072707A (en) 1997-11-07
KR0156415B1 KR0156415B1 (en) 1998-12-15

Family

ID=19457178

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960013615A KR0156415B1 (en) 1996-04-30 1996-04-30 Signal phase detecting apparatus

Country Status (1)

Country Link
KR (1) KR0156415B1 (en)

Also Published As

Publication number Publication date
KR0156415B1 (en) 1998-12-15

Similar Documents

Publication Publication Date Title
KR970060980A (en) Bidirectional voltage translator
KR860009445A (en) d.c. breaking capacitor circuit and direct change receiver
KR860003709A (en) Demodulation circuit
KR910017809A (en) Digital signal processor
KR970072707A (en) Signal phase detection device
CA2241124A1 (en) Non-coherent 6-port receiver
KR890011192A (en) Digital FM Demodulator
KR870010702A (en) AM stereo receiver
CA2108956A1 (en) Circuit for Accurately Measuring Phase Relationship of BPSK Signals
KR960028398A (en) Audio / Video Input Automatic Switching Device
KR0170524B1 (en) Signal position detecting apparatus
US3573636A (en) Multiplicative processing phase detector
KR930022706A (en) Frequency conversion circuit
JP2633637B2 (en) Symmetrical protection relay
KR950004854Y1 (en) Determinating & stabilizing circuit broadcasting pilot signal
JPS5666952A (en) Carrier detection circuit
JPH06273513A (en) Radar system
KR970055222A (en) Inverter 3-phase current d-q converter
SU1700757A1 (en) Receiving path phase characteristic tester
KR100981623B1 (en) Apparatus for detecting attached status of sub-board
KR950020216A (en) Signal processing equipment
JPS5915559B2 (en) Signal detection method
KR970013856A (en) Combiner with improved fading compensation
JPS5520482A (en) Standing wave ratio detection circuit
JPS5474662A (en) Detector of quadrature type

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030529

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee